
Philips Semiconductors
PNX15xx Series
Volume 1 of 1
Chapter 11: QVCP
PNX15XX_SER_3
Koninklijke Philips Electronics N.V. 2006. All rights reserved.
Product data sheet
Rev. 3 — 17 March 2006
11-49
11:8
AUXCTRL2
R/W
0
[9:8] = 2’b00 => output acts like a composite blanking signal
controlled with BlankPol and BlankCtl
[9:8] = 2’b01 => pouts Odd/Even signal in interlaced modes, zero in
progressive modes
[9:8] = 2’b10 =>
[11:10] = 2’b00 => outputs colorkey1 of mixer 2
[11:10] = 2’b01 => outputs colorkey2 of mixer 2
[11:10] = 2’b10 => outputs colorkey3 of mixer 2
[11:10] = 2’b11 => outputs colorkey4 of mixer 2
[9:8] = 2’b11 => reserved
7:4
AUXCTRL1
R/W
0
[5:4] = 2’b00 => output acts like a composite blanking signal
controlled with BlankPol and BlankCtl
[5:4] = 2’b01 => pouts Odd/Even signal in interlaced modes, zero in
progressive modes
[5:4] = 2’b10 =>
[7:6] = 2’b00 => outputs colorkey1 of mixer 2
[7:6] = 2’b01 => outputs colorkey2 of mixer 2
[7:6] = 2’b10 => outputs colorkey3 of mixer 2
[7:6] = 2’b11 => outputs colorkey4 of mixer 2
[5:4] = 2’b11 => reserved
3
DATA_OEN
R/W
0
Output enable control for video data bus
0=Data outputs enabled (normal operation)
1=Data outputs disabled (tri-state)
2
TRIGGER_POL
R/W
1
External trigger, i.e. VSYNC, polarity for the slave mode.
1 = Positive edge (default)
0 = Negative edge
1
MASTER
R/W
0
STG master/slave/operation
0 = Master mode
1 = Slave mode
0
TGRST
R/W
0
Timing generator reset
0 = Disable
1 = Enable
Disable will reset all layer_enable bits (global QVCP reset).
Offset 0x10 E024
FINAL_LAYER_ASSIGNMENT
31:8
Unused
-
7:4
FLA2
R/W
1
Layer assignment to mixer 2
3’b000: Input layer1 => Mixer 2
3’b001: Input layer 2=> Mixer 2
all other settings are reserved
3:0
FLA1
R/W
0
Layer assignment to mixer 1
3’b000: Input layer1 => Mixer 1
3’b001: Input layer 2=> Mixer 1
all other settings are reserved
Offset 0x10 E028
INTLCTRL1
31:28
Unused
-
Table 20: QVCP 1 Registers …Continued
Bit
Symbol
Acces
s
Value
Description