- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄36339 > 935273916557 (NXP SEMICONDUCTORS) COLOR SIGNAL DECODER, PBGA156 PDF資料下載
參數(shù)資料
| 型號： | 935273916557 |
| 廠商： | NXP SEMICONDUCTORS |
| 元件分類： | 顏色信號轉(zhuǎn)換 |
| 英文描述： | COLOR SIGNAL DECODER, PBGA156 |
| 封裝： | 15 X 15 MM, 1.15 MM HEIGHT, PLASTIC, MS-034, SOT-472-1, BGA-156 |
| 文件頁數(shù)： | 122/178頁 |
| 文件大?。?/td> | 988K |
| 代理商： | 935273916557 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁當(dāng)前第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁
2004 Jul 22
48
Philips Semiconductors
Product specication
Multistandard video decoder with adaptive
comb lter and component video input
SAA7118
In VBI pass through operation the processing of prescaler
and vertical scaling has to be set to no-processing,
however, the horizontal fine scaling VPD can be activated.
Upscaling (oversampling, zooming), free of frequency
folding, up to a factor of 3.5 can be achieved, as required
by some software data slicing algorithms.
These raw samples are transported through the image
port as valid data and can be output as Y only format. The
lines are framed by SAV and EAV codes.
8.4.1
ACQUISITION CONTROL AND TASK HANDLING
(SUBADDRESSES 80H, 90H, 91H, 94H TO 9FH
AND
C4H TO CFH)
The acquisition control receives horizontal and vertical
synchronization signals from the decoder section or from
the X port. The acquisition window is generated via pixel
and line counters at the appropriate places in the data
path. From X port only qualified pixels and lines (lines with
qualified pixel) are counted.
The acquisition window parameters are as follows:
Signal source selection regarding input video stream
and formats from the decoder, or from X port
(programming bits SCSRC[1:0] 91H[5:4] and FSC[2:0]
91H[2:0])
Remark: The input of raw VBI data from the internal
decoder should be controlled via the decoder output
formatter and the LCR registers; see Section 8.3
Vertical offset defined in lines of the video source,
parameter YO[11:0] 99H[3:0] 98H[7:0]
Vertical length defined in lines of the video source,
parameter YS[11:0] 9BH[3:0] 9AH[7:0]
Vertical length defined in number of target lines, as a
result of vertical scaling, parameter YD[11:0] 9FH[3:0]
9EH[7:0]
Horizontal offset defined in number of pixels of the video
source, parameter XO[11:0] 95H[3:0] 94H[7:0]
Horizontal length defined in number of pixels of the
video source, parameter XS[11:0] 97H[3:0] 96H[7:0]
Horizontal destination size, defined in target pixels after
fine scaling, parameter XD[11:0] 9DH[3:0] 9CH[7:0].
The source start offset (XO11 to XO0 and YO11 to YO0)
opens the acquisition window, and the target size
(XD11 to XD0 and YD11 to YD0) closes the window,
however the window is cut vertically if there are less output
lines than expected. The trigger events for the pixel and
line counts are the horizontal and vertical reference edges
as defined in subaddress 92H. The task handling is
controlled by subaddress 90H; see Section 8.4.1.2.
8.4.1.1
Input eld processing
The trigger event for the field sequence detection from
external signals (X port) are defined in subaddress 92H.
From the X port the state of the scalers H reference signal
at the time of the V reference edge is taken as field
sequence identifier FID. For example, if the falling edge of
the XRV input signal is the reference and the state of XRH
input is logic 0 at that time, the detected field ID is logic 0.
The bits XFDV[92H[7]] and XFDH[92H[6]] define the
detection event and state of the flag from the X port. For
the default setting of XFDV and XFDH at ‘00’ the state of
the H-input at the falling edge of the V-input is taken.
The scaler directly gets a corresponding field ID
information from the SAA7118 decoder path.
The FID flag is used to determine whether the first or
second field of a frame is going to be processed within the
scaler and it is used as trigger condition for the task
handling (see bits STRC[1:0] 90H[1:0]).
According to ITU 656, when FID is at logic 0 means first
field of a frame. To ease the application, the polarities of
the detection results on the X port signals and the internal
decoder ID can be changed via XFDH.
As the V-sync from the decoder path has a half line timing
(due to the interlaced video signal), but the scaler
processing only knows about full lines, during 1st fields
from the decoder the line count of the scaler possibly shifts
by one line, compared to the 2nd field. This can be
compensated for by switching the V-trigger event, as
defined by XDV0, to the opposite V-sync edge or by using
the vertical scalers phase offsets. The vertical timing of the
As the H and V reference events inside the ITU 656 data
stream (from X port) and the real-time reference signals
from the decoder path are processed differently, the
trigger events for the input acquisition also have to be
programmed differently.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 935268460118 | 1-CHANNEL, SGL POLE SGL THROW SWITCH, PDSO5 |
| 935268459115 | 1-CHANNEL, SGL POLE SGL THROW SWITCH, PDSO5 |
| 935268459118 | 1-CHANNEL, SGL POLE SGL THROW SWITCH, PDSO5 |
| 935268459125 | 1-CHANNEL, SGL POLE SGL THROW SWITCH, PDSO5 |
| 935268459165 | 1-CHANNEL, SGL POLE SGL THROW SWITCH, PDSO5 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 935275527134 | 制造商:NXP Semiconductors 功能描述:IC BUS SWITCH OCTAL QUAD 20TSSOP |
| 935277864112 | 制造商:NXP Semiconductors 功能描述:IC CPU |
| 935278818112 | 制造商:NXP Semiconductors 功能描述:LCD DRVR 20DIGIT 2.5V/3.3V/5V 56-Pin VSO Tube |
| 935280517132 | 制造商:NXP Semiconductors 功能描述:IC TRANSLATING BUFFER 6XSON |
| 935281751112 | 制造商:NXP Semiconductors 功能描述:IC BUFFER/DVR 16BIT 3ST 48TSSOP |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。