- 您現在的位置：買賣IC網 > PDF目錄163355 > 859S0424AGILF (INTEGRATED DEVICE TECHNOLOGY INC) 859S SERIES, LOW SKEW CLOCK DRIVER, 4 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO24 PDF資料下載
參數資料
| 型號： | 859S0424AGILF |
| 廠商： | INTEGRATED DEVICE TECHNOLOGY INC |
| 元件分類： | 時鐘及定時 |
| 英文描述： | 859S SERIES, LOW SKEW CLOCK DRIVER, 4 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO24 |
| 封裝： | 4.40 X 7.80 MM, 0.925 MM HEIGHT, ROHS COMPLIANT, MO-153, TSSOP-24 |
| 文件頁數： | 17/18頁 |
| 文件大?。?/td> | 1530K |
| 代理商： | 859S0424AGILF |
ICS859S0424I
4:4, DIFFERENTIAL-TO-LVPECL/LVDS CLOCK MULTIPLEXER
PRELIMINARY
IDT / ICS LVPECL/LVDS CLOCK MULTIPLEXER
8
ICS859S0424AGI REV. A MAY 18, 2007
Additive Phase Jitter
The spectral purity in a band at a specific offset from the
fundamental compared to the power of the fundamental is called
the dBc Phase Noise. This value is normally expressed using a
Phase noise plot and is most often the specified plot in many
applications. Phase noise is defined as the ratio of the noise power
present in a 1Hz band at a specified offset from the fundamental
frequency to the power value of the fundamental. This ratio is
expressed in decibels (dBm) or a ratio of the power in the 1Hz band
to the power in the fundamental. When the required offset is
specified, the phase noise is called a dBc value, which simply
means dBm at a specified offset from the fundamental. By
investigating jitter in the frequency domain, we get a better
understanding of its effects on the desired application over the
entire time record of the signal. It is mathematically possible to
calculate an expected bit error rate given a phase noise plot.
As with most timing specifications, phase noise measurements
have issues. Relating to the limitations of the equipment. Often the
noise floor of the equipment is higher than the noise floor of the
device. This is illustrated above. The device meets the noise floor
of what is shown, but can actually be lower. The phase noise is
dependant on the input source and measurement equipment.
Additive Phase Jitter @ 100MHz
12kHz to 20MHz = 0.16ps (typical)
SSB
Phase
Nois
e
dB
c/Hz
Offset Frequency (Hz)
相關PDF資料 |
PDF描述 |
|---|---|
| 85HFL10S02R | 75 A, 1000 V, SILICON, RECTIFIER DIODE, DO-203AB |
| 85HFLR80S10 | 85 A, 800 V, SILICON, RECTIFIER DIODE, DO-203AB |
| 85HFR20M | 85 A, 200 V, SILICON, RECTIFIER DIODE, DO-203AB |
| 85HFR60 | 85 A, 600 V, SILICON, RECTIFIER DIODE, DO-203AB |
| 86010T-B-2PD | 2 CONTACT(S), TITANIUM, MALE, MIL SERIES CONNECTOR, CRIMP, RECEPTACLE |
相關代理商/技術參數 |
參數描述 |
|---|---|
| 859S1601AGILFT | 制造商:Integrated Device Technology Inc 功能描述:859S1601AGILFT - Tape and Reel |
| 859S1601BGILF | 功能描述:Clock Multiplexer IC 250MHz 24-TSSOP (0.173", 4.40mm Width) 制造商:idt, integrated device technology inc 系列:- 包裝:管件 零件狀態(tài):過期 類型:多路復用器 電路數:1 比率 - 輸入:輸出:16:1 差分 - 輸入:輸出:無/是 輸入:LVCMOS，LVTTL 輸出:LVDS，LVPECL 頻率 - 最大值:250MHz 電壓 - 電源:2.375 V ~ 3.465 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:24-TSSOP（0.173"，4.40mm 寬） 供應商器件封裝:24-TSSOP 標準包裝:62 |
| 859S1601BGILFT | 制造商:Integrated Device Technology Inc 功能描述:859S1601BGILFT - Tape and Reel |
| 85A100M50DF | 制造商:NATIONAL ELECTRONICS INC. 功能描述:CAPE |
| 85A155J | 制造商:Elpac Power Systems 功能描述:FA155-050J |
發(fā)布緊急采購，3分鐘左右您將得到回復。