參數(shù)資料
型號: 8213AM
英文描述: Telecommunication IC
中文描述: 通信集成電路
文件頁數(shù): 21/33頁
文件大?。?/td> 171K
代理商: 8213AM
SM8213AM
NIPPON PRECISION CIRCUITS—21
Data/Flags
Parameter Set Flags
Bits 1 to 7
These bits form the parameter set command.
Bit 8
This bit selects the output format of the RF DC-level
adjustment signal output on BS2.
When the “BS2 option” flag is 0, pre-receive adjust-
ment mode is selected, and BS2 goes HIGH for a
period of 1.953N ms (0.833N ms) [0.417N ms]
immediately before receive timing during intermit-
tent-duty operation in idle mode. BS2 is held LOW
in preamble and lock mode. Note that values without
parentheses are for 512 bps, in ( ) are for 1200 bps,
and in [ ] are for 2400 bps. “N” represents the value
set by RF5 (MSB) to RF0 (LSB).
When the “BS2 option” flag is 1, mid-receive adjust-
ment mode is selected, with different timing depend-
ing on the mode.
In idle mode, BS2 is held HIGH only during inter-
mittent-duty operation receive timing which is a
period of 62.5 ms (26.7 ms) [13.4 ms].
In preamble mode, BS2 is held LOW.
In lock mode, BS2 is held HIGH during sync code
receive timing. The sync code is a POCSAG-format
conforming signal comprising 32 bits of 16 “0” and
16 “1” bits to maintain energy balance so that, even
for long message reception and fast-changing recep-
tion conditions, it can still be detected.
Bit 9
End-of-message method select flag.
When 0, end of message occurs when either an idle
code word or another address is received during mes-
sage reception, or when a break command is issued
from the CPU.
When 1, end of message occurs only when a break
command is issued from the CPU. So even if another
address is received, the data is sent continuously to
the CPU with message data handling. Therefore, the
signal is considered to be valid even if the service
provider sends a message and not enough informa-
tion is received due to signal noise.
Bit 10
CLKO output clock frequency select flag.
When 0, 76.8 kHz is selected.
When 1, 38.4 kHz is selected.
Table 5. Parameter set flags
Bit
Parameter setting flag
1
0
2
1
3
0
4
0
5
0
6
0
7
0
8
BS2 OPTION (BS2 option)
9
END OF MESSAGE DETECTION
10
SELECT CLKO FREQUENCY
11
KILL CLKO
12
BIT RATE SET 1 (BRS1)
13
BIT RATE SET 0 (BRS0)
14
SIGNAL POLARITY
15
PL5
16
PL4
17
PL3
18
PL2
19
PL1
20
PL0
21
RF5
22
RF4
23
RF3
24
RF2
25
RF1
26
RF0
27
FILTER ENABLE/ DISABLE
28
FILTER 1
29
FILTER 0
30
ERROR 2 (ER 2)
31
ERROR 1 (ER 1)
32
ERROR 0 (ER 0)
相關(guān)PDF資料
PDF描述
8215-8009 STECKER SUB D STAHLKRAGEN 15POL
8225-8009 STECKER SUB D STAHLKRAGEN 25POL
8209-8009 STECKER SUB D STAHLKRAGEN 9POL
8237-8009 STECKER SUB D STAHLKRAGEN 37POL
821INSTSET MPC821 PowerPC Instruction Set
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
8213B/13 制造商:WIELAND 功能描述:15 A, STRIP TERMINAL BLOCK, 1 ROW, 1 DECK
8213B/15VR 制造商:Wieland 功能描述:15 A, STRIP TERMINAL BLOCK, 1 ROW, 1 DECK
8213B/20 制造商:WIELAND 功能描述:15 A, STRIP TERMINAL BLOCK, 1 ROW, 1 DECK
8213B/3-OB 制造商:Wieland Electric Inc 功能描述:
8213B/4 制造商:Wieland 功能描述:15 A, STRIP TERMINAL BLOCK, 1 ROW, 1 DECK