- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄369230 > 68HC05BD2 (Motorola, Inc.) 8-Bit Microcontroller Units (MCU).(8位微控制器) PDF資料下載
參數(shù)資料
| 型號： | 68HC05BD2 |
| 廠商： | Motorola, Inc. |
| 英文描述： | 8-Bit Microcontroller Units (MCU).(8位微控制器) |
| 中文描述： | 8位微控制器單元（MCU）。（8位微控制器） |
| 文件頁數(shù)： | 52/85頁 |
| 文件大小： | 302K |
| 代理商： | 68HC05BD2 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁當前第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁
MOTOROLA
Page 42
SECTION 9: DDC12AB INTERFACE
GENERAL RELEASE SPECIFICATION
MC68HC05BD7 Rev. 2.0
PRELMNARY
1 : 1 : 0
1 : 1 : 1
MAST
Bit 4
If the software set the MASTer control bit, the module will
generate a start condition to the SDA and SCL lines and send
out the calling address which is stored in the DADR register.
But if the ALIF flag is set when arbitration loss occurs on the
lines, the module will discard the master mode by clearing the
MAST bit and release both SDA and SCL lines immediately.
This bit can also be cleared by writing zero to it or when the
NAKIF is set. When the MAST bit is cleared either by NAKIF
set or by software, not by ALIF set, the module will generate
the stop condition to the lines after the current byte
transmission is done. Reset clears this bit.
address when the module sets the MAST bit to enter the
master mode. It will also determine the transfer direction of
the following data bytes. When it is one, the module is in
master receive mode. When it is zero, the module is in master
transmit mode. Reset clears this bit.
The three Baud Rate select bits will select one of eight clock
rates as the master clock when the module is in master mode.
The serial clock frequency is equal to the CPU clock divided
by the divider shown in following table. For the CPU clock will
be halted while program executes the WAIT instruction,
program must not enter WAIT mode when the DDC12AB
module is in Master mode in order not to hang up the
communication on the lines. These bits are cleared upon
reset.
MRW
BR2-BR0
Bit 2-Bit 0
Table 9-1: Pre-scaler of Master Clock Baudrate
BR2:BR1:BR0
DIVIDER
0 : 0 : 0
0 : 0 : 1
0 : 1 : 0
0 : 1 : 1
1 : 0 : 0
20
40
80
160
320
640
1280
2560
相關PDF資料 |
PDF描述 |
|---|---|
| 68HC05BD7 | 8-Bit Microcontroller Units (MCU).(8位微控制器) |
| 68HC705BD7 | 8-Bit Microcontroller Units (MCU).(8位微控制器) |
| 68HC05J5A | 8-Bit Microcontroller Units (MCU).(8位微控制器) |
| 68HC705J5A | 8-Bit Microcontroller Units (MCU).(8位微控制器) |
| 68HRC05J5A | 8-Bit Microcontroller Units (MCU).(8位微控制器) |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| 68HC05BD7 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:SPECIFICATION REV 2.0 (General Release) |
| 68HC05C0FN | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Microcontroller |
| 68HC05C0P | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Microcontroller |
| 68HC05C4AFB | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Microcontroller |
| 68HC05C4AFN | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Microcontroller |
發(fā)布緊急采購，3分鐘左右您將得到回復。