- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄369230 > 68HC05BD2 (Motorola, Inc.) 8-Bit Microcontroller Units (MCU).(8位微控制器) PDF資料下載
參數(shù)資料
| 型號： | 68HC05BD2 |
| 廠商： | Motorola, Inc. |
| 英文描述： | 8-Bit Microcontroller Units (MCU).(8位微控制器) |
| 中文描述： | 8位微控制器單元（MCU）。（8位微控制器） |
| 文件頁數(shù)： | 31/85頁 |
| 文件大小： | 302K |
| 代理商： | 68HC05BD2 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁當前第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁
SECTION 4: INTERRUPTS
MOTOROLA
Page 21
MC68HC05BD7 Rev. 2.0
GENERAL RELEASE SPECIFICATION
N/A
N/A
N/A
SECTION 4
INTERRUPTS
4.1
CPU Interrupt Processing
Interrupts cause the processor to save register contents on the stack and to set the interrupt
mask (I-bit) to prevent additional interrupts. Unlike RESET, hardware interrupts do not
cause the current instruction execution to be halted, but are considered pending until the
current instruction is complete.
If interrupts are not masked (I-bit in the CCR is cleared) and the corresponding interrupt
enable bit is set the processor will proceed with interrupt processing. Otherwise, the next
instruction is fetched and executed. If an interrupt occurs the processor completes the
current instruction, then stacks the current CPU register states, sets the I-bit to inhibit
further interrupts, and finally checks the pending hardware interrupts. If more than one
interrupt is pending following the stacking operation, the interrupt with the highest vector
location shown in
Table 4-1
will be serviced first. The SWI is executed the same as any
other instruction, regardless of the I-bit state.
When an interrupt is to be processed the CPU fetches the address of the appropriate
interrupt software service routine from the vector table at locations $3FF0 thru $3FFF as
defined in
Table 4-1
.
Table 4-1: Vector Address for Interrupts and Reset
An RTI instruction is used to signify when the interrupt software service routine is
completed. The RTI instruction causes the register contents to be recovered from the stack
and normal processing to resume at the next instruction that was to be executed when the
interrupt took place.
Figure 4-1
shows the sequence of events that occur during interrupt
processing.
Register
N/A
N/A
N/A
SPCSR
DMCR
DSR
MFTCSR
Flag
N/A
N/A
N/A
VSIF
TXIF
RXIF
ALIF
NAKIF
SCLIF
TOF
RTIF
N/A
Interrupts
Reset
Software
External Interrupt
VSINT
DDC12AB interrupt
Timer Overflow
Real Time Interrupt
N/A
CPU Int
RESET
SWI
IRQ
SP
DDC12AB
MFT
N/A
N/A
Vector Adds.
$3FFE-$3FFF
$3FFC-$3FFD
$3FFA-$3FFB
$3FF8-$3FF9
$3FF6-$3FF7
$3FF4-$3FF5
$3FF2-$3FF3
$3FF0-$3FF1
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 68HC05BD7 | 8-Bit Microcontroller Units (MCU).(8位微控制器) |
| 68HC705BD7 | 8-Bit Microcontroller Units (MCU).(8位微控制器) |
| 68HC05J5A | 8-Bit Microcontroller Units (MCU).(8位微控制器) |
| 68HC705J5A | 8-Bit Microcontroller Units (MCU).(8位微控制器) |
| 68HRC05J5A | 8-Bit Microcontroller Units (MCU).(8位微控制器) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 68HC05BD7 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:SPECIFICATION REV 2.0 (General Release) |
| 68HC05C0FN | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Microcontroller |
| 68HC05C0P | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Microcontroller |
| 68HC05C4AFB | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Microcontroller |
| 68HC05C4AFN | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Microcontroller |
發(fā)布緊急采購，3分鐘左右您將得到回復。