- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄376463 > XRT83VSH28IB (EXAR CORP) 8-CHANNEL E1 SHORT-HAUL LINE INTERFACE UNIT PDF資料下載
參數(shù)資料
| 型號： | XRT83VSH28IB |
| 廠商： | EXAR CORP |
| 元件分類： | 數(shù)字傳輸電路 |
| 英文描述： | 8-CHANNEL E1 SHORT-HAUL LINE INTERFACE UNIT |
| 中文描述： | DATACOM, PCM TRANSCEIVER, PBGA225 |
| 封裝： | 19 X 19 MM, 1 MM PITCH, PLASTIC, BGA-225 |
| 文件頁數(shù)： | 25/74頁 |
| 文件大?。?/td> | 574K |
| 代理商： | XRT83VSH28IB |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁當前第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁
PRELIMINARY
8-CHANNEL E1 SHORT-HAUL LINE INTERFACE UNIT
XRT83VSH28
22
REV. P1.0.0
2.2
Clock and Data Recovery
The receive clock (RCLK) is recovered by the clock and data recovery circuitry. An internal PLL locks on the
incoming data stream and outputs a clock that’s in phase with the incoming signal. This allows for multi-
channels to arrive from different timing sources and remain independent. In the absence of an incoming
signal, RCLK maintains its timing by using the internal master clock as its reference. The recovered data can
be updated on either edge of RCLK. By default, data is updated on the rising edge of RCLK. To update data
on the falling edge of RCLK, set RCLKE to "1" in the appropriate global register.
Figure 6
is a timing diagram
of the receive data updated on the rising edge of RCLK.
Figure 7
is a timing diagram of the receive data
updated on the falling edge of RCLK. The timing specifications are shown in
Table 4
.
F
IGURE
6. R
ECEIVE
D
ATA
U
PDATED
ON
THE
R
ISING
E
DGE
OF
RCLK
F
IGURE
7. R
ECEIVE
D
ATA
U
PDATED
ON
THE
F
ALLING
E
DGE
OF
RCLK
N
OTE
:
VDD=3.3V ±5%, T
A
=25°C, Unless Otherwise Specified
T
ABLE
4: T
IMING
S
PECIFICATIONS
FOR
RCLK/RPOS/RNEG
P
ARAMETER
S
YMBOL
M
IN
T
YP
M
AX
U
NITS
RCLK Duty Cycle
R
CDU
45
50
55
%
Receive Data Setup Time
R
SU
150
-
-
ns
Receive Data Hold Time
R
HO
150
-
-
ns
RCLK to Data Delay
R
DY
-
-
40
ns
RCLK Rise Time (10% to 90%)
with 25pF Loading
RCLK
R
-
-
40
ns
RCLK Fall Time (90% to 10%)
with 25pF Loading
RCLK
F
-
-
40
ns
RCLK
RPOS
or
RNEG
R
DY
RCLK
R
RCLK
F
R
OH
RCLK
RPOS
or
RNEG
R
DY
RCLK
F
RCLK
R
R
OH
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| XRT83VSH314 | 14-CHANNEL T1/E1/J1 SHORT-HAUL LINE INTERFACE UNIT |
| XRT83VSH314IB | 14-CHANNEL T1/E1/J1 SHORT-HAUL LINE INTERFACE UNIT |
| XRT83VSH316 | 16-CHANNEL T1/E1/J1 SHORT-HAUL LINE INTERFACE UNIT |
| XRT83VSH316IB | 16-CHANNEL T1/E1/J1 SHORT-HAUL LINE INTERFACE UNIT |
| XRT83VSH38 | 8-CHANNEL T1/E1/J1 SHORT-HAUL LINE INTERFACE UNIT |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| XRT83VSH28IB-F | 功能描述:外圍驅(qū)動器與原件 - PCI 8 Channel 1.8V-3.3V temp -45 to 85C RoHS:否 制造商:PLX Technology 工作電源電壓: 最大工作溫度: 安裝風格:SMD/SMT 封裝 / 箱體:FCBGA-1156 封裝:Tray |
| XRT83VSH28IB-F | 制造商:Exar Corporation 功能描述:T1/E1 LIU IC |
| XRT83VSH314 | 制造商:EXAR 制造商全稱:EXAR 功能描述:14-CHANNEL T1/E1/J1 SHORT-HAUL LINE INTERFACE UNIT |
| XRT83VSH314ES | 功能描述:外圍驅(qū)動器與原件 - PCI 14 CHT1/E1LIUSH LOW COST VERSION RoHS:否 制造商:PLX Technology 工作電源電壓: 最大工作溫度: 安裝風格:SMD/SMT 封裝 / 箱體:FCBGA-1156 封裝:Tray |
| XRT83VSH314IB | 功能描述:接口 - 專用 14 CH, SH T1/E1 1.8V DGTL/3.3V ANLG RoHS:否 制造商:Texas Instruments 產(chǎn)品類型:1080p60 Image Sensor Receiver 工作電源電壓:1.8 V 電源電流:89 mA 最大功率耗散: 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:BGA-59 |
發(fā)布緊急采購，3分鐘左右您將得到回復。