
á
1 - CHANNEL DS3/E3 ATM UNI/PPP COMBO IC
PRELIMINARY
XRT79L71
REV. P1.0.3
83
OPERATION INTERRUPT ENABLE REGISTER - BYTE 0 (ADDRESS = 0X0117)
B
IT
7
B
IT
6
B
IT
5
B
IT
4
B
IT
3
B
IT
2
B
IT
1
B
IT
0
Receive
UTOPIA/
POS-PHY
Interface
Block
Interrupt
Enable
Unused
Receive
ATM Cell/PPP
Processor
Block
Interrupt
Enable
Transmit
UTOPIA/
POS-PHY
Interface
Block
Interrupt
Enable
Unused
Transmit
ATM Cell/PPP
Processor
Block
Interrupt
Enable
R/W
R/O
R/O
R/W
R/W
R/O
R/O
R/W
0
0
0
0
0
0
0
0
B
IT
N
UMBER
N
AME
T
YPE
D
ESCRIPTION
7
Receive
UTOPIA/POS-PHY
Interface Block Interrupt
Enable
R/W
Receive UTOPIA/POS-PHY Interface Block Interrupt Enable:
This READ/WRITE bit permit the user to either enable or disable
the Receive UTOPIA/POS-PHY Interface Block for interrupt gen-
eration. If the user writes a "0" to this register bit and disables
the "Receive UTOPIA/POS-PHY Interface Block" (for interrupt
generation), then all "Receive UTOPIA/POS-PHY Interface
Block" interrupts will be disabled for interrupt generation. If the
user writes a "1" to this register bit, he/she will still need to
enable the individual "Receive UTOPIA/POS-PHY Interface
Block" interrupt(s) at the "Source Level" in order to enable that
particular interrupt.
0 - Disable all "Receive UTOPIA/POS-PHY Interface Block"
interrupts within the device.
1 - Enables the "Receive UTOPIA/POS-PHY Interface Block" at
the "Block-Level".
6 - 5
Unused
R/O
4
Receive
ATM Cell/PPP Processor
Block Interrupt Enable
R/W
Receive ATM Cell/PPP Processor Block Interrupt Enable:
This READ/WRITE bit permit the user to either enable or disable
the Receive ATM Cell/PPP Processor Block for interrupt genera-
tion. If the user writes a "0" to this register bit and disables the
"Receive ATM Cell/PPP Processor Block" (for interrupt genera-
tion), then all "Receive ATM Cell/PPP Processor Block" inter-
rupts will be disabled for interrupt generation. If the user writes a
"1" to this register bit, he/she will still need to enable the individ-
ual "Receive ATM Cell/PPP Processor Block" interrupt(s) at the
"Source Level" in order to enable that particular interrupt.
0 - Disable all "Receive ATM Cell/PPP Processor Block" inter-
rupts within the device.
1 - Enables the "Receive ATM Cell/PPP Processor Block" at the
"Block-Level".