Rev.1.01 XRD98L63 Wait A, Wait B and OB Lines Registers D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 WaitA WL[11] WL[10] WL[9] WL[8] WL[7] WL[6] WL[5] WL[4" />
參數(shù)資料
型號： XRD98L63ZEVAL
廠商： Exar Corporation
文件頁數(shù)： 3/41頁
文件大?。?/td> 0K
描述： EVAL BOARD FOR XRD98L63
標(biāo)準(zhǔn)包裝： 1
系列： *
11
Rev.1.01
XRD98L63
Wait A, Wait B and OB Lines Registers
D9
D8
D7
D6
D5
D4
D3
D2
D1
D0
WaitA
WL[11]
WL[10]
WL[9]
WL[8]
WL[7]
WL[6]
WL[5]
WL[4]
WL[3]
WL[2]
default
0
WaitB
WL[1]
WL[0]
default
0
1
OB Lines
OBL[7]
OBL[6]
OBL[5]
OBL[4]
OBL[3]
OBL[2]
OBL[1]
OBL[0]
default
0
1
0
1
0
WL[11:0] and OBL[7:0] are used by the Black Level Calibration logic in the Frame mode to determine which
lines to use for Calibration. (Frame mode is not currently supported)
See the “Black Level Offset Calibration” section (pg. 19) for more information.
CDAC Even and CDAC Odd Registers
D9
D8
D7
D6
D5
D4
D3
D2
D1
D0
CDAC Even
CDE[8]
CDE[7]
CDE[6]
CDE[5]
CDE[4]
CDE[3]
CDE[2]
CDE[1]
CDE[0]
default
0
CDAC Odd
CDO[8]
CDO[7]
CDO[6]
CDO[5]
CDO[4]
CDO[3]
CDO[2]
CDO[1]
CDO[0]
default
0
CDE[8:0] and CDO[8:0] are used to program the internal Coarse Offset DAC in the Manual Calibration
mode. In the normal, single gain mode the value in CDE[8:0] is used. In the Multiple Gain mode, CDE[8:0] is
used for Even lines and CDO[8:0] is used for Odd lines.
See the “Black Level Offset Calibration” section (pg. 19) for more information.
FDAC Even and FDAC Odd Registers
D9
D8
D7
D6
D5
D4
D3
D2
D1
D0
FDAC Even
FDE[9]
FDE[8]
FDE[7]
FDE[6]
FDE[5]
FDE[4]
FDE[3]
FDE[2]
FDE[1]
FDE[0]
default
0
FDAC Odd
FDO[9]
FDO[8]
FDO[7]
FDO[6]
FDO[5]
FDO[4]
FDO[3]
FDO[2]
FDO[1]
FDO[0]
default
0
FDE[9:0] and FDO[9:0] are used to program the internal Fine Offset DAC in the Manual Calibration mode. In
the normal, single gain mode the value in FDE[9:0] is used. In the Multiple Gain mode, FDE[9:0] is used for
Even lines and FDO[9:0] is used for Odd lines.
See the “Black Level Offset Calibration” section (pg. 19) for more information.
Control Register
D9
D8
D7
D6
D5
D4
D3
D2
D1
D0
Control
ADCpd
AFEpd
CHIPpd
OE
MultGain
MGsel[1]
MGsel[0]
MGstart
MinClip
OneV
default
0
1
0
1
0
The Control register is used to program various options.
ADCpd, power down the ADC block. 0=normal operation. 1=ADC power down.
AFEpd, power down the AFE block. 0=normal operation. 1=AFE power down.
OE, output enable control. 0=DB[11:0] in high Z mode. 1=DB[11:0] in active drive mode.
MultGain, enable the Multiple Gain mode. 0=single gain mode. 1= Multiple Gain mode.
MGsel[1:0], Multiple Gain timing mode select.
MGstart, Even or Odd starting condition for MGsel[1:0]=11. 0=start with Even line, 1=start with Odd line.
MinClip, minimum clip option. 0=minimum clip disabled, 1=minimum clip enabled.
OneV, 1 volt input range option. 0=0.8V maximum input range. 1=1.0V maximum input range.
See the “Chip Power Down” section (pg. 34) for information about ADCpd, AFEpd, CHIPpd and OE.
See the “Multiple Gain Mode” section (pg. 30) for information about MultGain, MGsel[1:0] and MGstart.
See the “Other Chip Controls and Features” section (pg. 34) for information about MinClip.
See the “One Volt Input Option” section (pg. 16) for information about OneV.
相關(guān)PDF資料
PDF描述
RCB13DHLN CONN EDGECARD 26POS DIP .050 SLD
P1330R-104K INDUCTOR POWER 100.0UH SMD
VI-270-EY CONVERTER MOD DC/DC 5V 50W
0210490388 CABLE JUMPER 1.25MM .030M 32POS
VE-20X-EY CONVERTER MOD DC/DC 5.2V 50W
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
XRDAN27 制造商:EXAR 制造商全稱:EXAR 功能描述:Compensating for Zero Order Hold Effects
XRDAN28 制造商:EXAR 制造商全稱:EXAR 功能描述:Frequency Response Effects of Overampling and Averaging on A/D Output Data
XRDAN29 制造商:EXAR 制造商全稱:EXAR 功能描述:Criteria for Accurate Sampling of Analog Signals
XRDAN30 制造商:EXAR 制造商全稱:EXAR 功能描述:CMOS Current Output D/A Converter Design Concepts for Wide Bandwidth Applications
XR-E 制造商:CREE 制造商全稱:Cree, Inc 功能描述:XLamp XR-E and XR-C LED Binning and Labeling
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*