Rev.1.01 XRD98L63 2 4 6 8 10 1 3 5 "A" Field "B" Field 0 1 FSYNC EOS CCD PBLK CAL CLAMP * Line Pattern Select Exar Name " />
參數(shù)資料
型號(hào): XRD98L63ZEVAL
廠商: Exar Corporation
文件頁(yè)數(shù): 27/41頁(yè)
文件大?。?/td> 0K
描述: EVAL BOARD FOR XRD98L63
標(biāo)準(zhǔn)包裝: 1
系列: *
33
Rev.1.01
XRD98L63
2
4
6
8
10
1
3
5
"A" Field
"B" Field
0
1
FSYNC
EOS
CCD
PBLK
CAL
CLAMP
* Line Pattern
Select
Exar
Name
VD
ID
PBLK
OBCLP
CLPDM
7
9
1) PBLK latches EOS value into Line Pattern Select.
1)
CONDITIONS: FSYNCpol=0, PBLKpol=0, CALpol=0, CLAMPpol=0, EOSpol=1
* Internal signals
(Sony Interlaced mode)
TG
Signal
Name
7
2
4
6
8
9
1
3
5
Odd F ield
Even Field
1
0
FSYNC
EOS
CCD
PBLK
CAL
CLAMP
* Line Pattern
Select
Exar
Name
VD
HD
PBLK
CPOB
10
1) FSYNC latches EOS value.
2) PBLK updates Line Pattern Select to the latched EOS value.
1)
2)
1)
2)
HCLR/CLPD
TG
Signal
Name
CONDITIONS: FSYNCpol=1, PBLKpol=1, CALpol=1, CLAMPpol=1, EOSpol=1
* Internal signals
(Panasonic Interlaced mode)
Figure 27. Multiple Gain Mode Timing, Interlaced, MGsel[1:0] = 00
Figure 28. Multiple Gain Mode Timing, Interlaced, MGsel[1:0] = 10
相關(guān)PDF資料
PDF描述
RCB13DHLN CONN EDGECARD 26POS DIP .050 SLD
P1330R-104K INDUCTOR POWER 100.0UH SMD
VI-270-EY CONVERTER MOD DC/DC 5V 50W
0210490388 CABLE JUMPER 1.25MM .030M 32POS
VE-20X-EY CONVERTER MOD DC/DC 5.2V 50W
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
XRDAN27 制造商:EXAR 制造商全稱:EXAR 功能描述:Compensating for Zero Order Hold Effects
XRDAN28 制造商:EXAR 制造商全稱:EXAR 功能描述:Frequency Response Effects of Overampling and Averaging on A/D Output Data
XRDAN29 制造商:EXAR 制造商全稱:EXAR 功能描述:Criteria for Accurate Sampling of Analog Signals
XRDAN30 制造商:EXAR 制造商全稱:EXAR 功能描述:CMOS Current Output D/A Converter Design Concepts for Wide Bandwidth Applications
XR-E 制造商:CREE 制造商全稱:Cree, Inc 功能描述:XLamp XR-E and XR-C LED Binning and Labeling