- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1975 > XR17V352IB113-F (Exar Corporation)IC UART PCIE 256B DUAL 113FPBGA PDF資料下載
參數(shù)資料
| 型號： | XR17V352IB113-F |
| 廠商： | Exar Corporation |
| 文件頁數(shù)： | 8/64頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC UART PCIE 256B DUAL 113FPBGA |
| 產品培訓模塊： | PCIe UARTs |
| 標準包裝： | 260 |
| 特點： | * |
| 通道數(shù)： | 2，DUART |
| FIFO's： | 256 字節(jié) |
| 規(guī)程： | RS485 |
| 電源電壓： | 3.3V |
| 帶自動流量控制功能： | 是 |
| 帶IrDA 編碼器/解碼器： | 是 |
| 帶故障啟動位檢測功能： | 是 |
| 帶調制解調器控制功能： | 是 |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 113-LFBGA |
| 供應商設備封裝： | 113-FPBGA |
| 包裝： | 托盤 |
| 其它名稱： | 1016-1471 XR17V352IB113-F-ND |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁當前第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁
XR17V352
16
HIGH PERFORMANCE DUAL PCI EXPRESS UART
REV. 1.0.3
1.4.1
The Global Interrupt Registers - INT0, INT1, INT2 and INT3
The XR17V352 has a 32-bit wide register [INT0, INT1, INT2 and INT3] to provide interrupt information and
supports two interrupt schemes. The first scheme is an 4-bit indicator representing both channels with each bit
representing each channel from 0 to 1. This permits the interrupt service routine to quickly determine which
UART channels need servicing so that it can go to the appropriate UART channel interrupt service routines.
INT0 bit [0] represents the interrupt status for UART channel 0 when its transmitter, receiver, line status, or
modem port status requires service. Other bits in the INT0 register provide indication for the other channels
with bit [1] representing UART channel 1 respectively.
The second scheme provides detail about the source of the interrupts for each UART channel. All the interrupts
are encoded into a 3-bit code. This 3-bit code represents 7 interrupts corresponding to individual UART’s
transmitter, receiver, line status, modem port status. INT1, INT2 and INT3 registers provide the 24-bit interrupt
status for both channels. bits [10:8] representing channel 0 and bits [13:11] representing channel 1
respectively. All other bits are reserved. Both channel interrupts status are available with a single DWORD read
operation. This feature allows the host another method to quickly service the interrupts, thus reducing the
service interval and host bandwidth requirement.
Note that the interrupts reported in this register is specific to each UART channel. If there is a global interrupt
such as the wake-up interrupt, timer/counter interrupt or MPIO interrupt, they would be reported in the 3-bit
code for channel 0 in INT1.
GLOBAL INTERRUPT REGISTER (DWORD)
[default 0x00-00-00-00]
INT3 [31:24]
INT2 [23:16]
INT1 [15:8]
INT0 [7:0]
All bits start up zero. A special interrupt condition is generated by the V352 upon awakening from sleep after
both channels were put to sleep mode earlier. This wake-up interrupt is cleared by a read to the INT0 register.
Figure 4 shows the 4-byte interrupt register and its make up.
Ox098
MPIOINV[15:8]
Read/Write MPIO[15:8] input polarity select
Bits [15:8] = 0x00
Ox099
MPIOSEL[15:8]
Read/Write MPIO[15:8] select
Bits [15:8] = 0xFF
0x09A
MPIOOD[15:8]
Read/Write MPIO[15:8] open-drain output control
Bits [15:8] = 0x00
0x09B
Reserved
0x00
TABLE 6: DEVICE CONFIGURATION REGISTERS SHOWN IN DWORD ALIGNMENT
ADDRESS
REGISTER
BYTE 3 [31:24]
BYTE 2 [23:16]
BYTE 1 [15:8]
BYTE 0 [7:0]
0x0080
-0x0083
INTERRUPT (read-only)
INT3
INT2
INT1
INT0
0x0084-0x0087
TIMER (read/write)
TIMERMSB
TIMERLSB
Reserved
TIMERCNTL
0x0088-0x008B
ANCILLARY1 (read/write)
SLEEP
RESET
4XMODE
8XMODE
0x008C-0x008F
ANCILLARY2 (read-only)
MPIOINT[7:0]
REGB
DVID
DREV
0x0090-0x0093
MPIO1 (read/write)
MPIOSEL[7:0]
MPIOINV[7:0]
MPIO3T[7:0]
MPIOLVL[7:0]
0x0094-0x0097
MPIO2 (read/write)
MPIO3T[7:0]
MPIOLVL[15:8]
MPIOINT[15:8]
MPIOOD[7:0]
0x0098-0x009B
MPIO3 (read/write)
Reserved
MPIOOD[15:8]
MPIOSEL[15:8]
MPIOINV[15:8]
TABLE 5: DEVICE CONFIGURATION REGISTERS SHOWN IN BYTE ALIGNMENT
ADDRESS [A7:A0]
REGISTER
READ/WRITE COMMENT
RESET STATE
相關PDF資料 |
PDF描述 |
|---|---|
| XR17V354IB176-F | IC UART PCIE 256B QUAD 176FPBGA |
| XR17V358IB176-F | IC UART PCIE OCTAL 176FPBGA |
| XR19L200IL32-F | IC UART/TXRX RS232 32QFN |
| XR19L202IL48-F | IC UART/TXRX RS232 48QFN |
| XR19L210IL40-F | IC UART/TXRX RS232 40QFN |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| XR17V354 | 制造商:EXAR 制造商全稱:EXAR 功能描述:HIGH PERFORMANCE QUAD PCI-EXPRESS UART |
| XR17V354IB-0A-EVB | 功能描述:界面開發(fā)工具 Eval Board for XR17V354IB-0A RoHS:否 制造商:Bourns 產品:Evaluation Boards 類型:RS-485 工具用于評估:ADM3485E 接口類型:RS-485 工作電源電壓:3.3 V |
| XR17V354IB176-F | 功能描述:UART 接口集成電路 4 Channel PCIe UART w/256 Byte FIFO RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 數(shù)據(jù)速率:3 Mbps 電源電壓-最大:3.6 V 電源電壓-最小:2.7 V 電源電流:20 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LQFP-48 封裝:Reel |
| XR17V354IB-E4-EVB | 功能描述:界面開發(fā)工具 Eval Board for XR17V354IB-E4 RoHS:否 制造商:Bourns 產品:Evaluation Boards 類型:RS-485 工具用于評估:ADM3485E 接口類型:RS-485 工作電源電壓:3.3 V |
| XR17V354IB-E8-EVB | 功能描述:界面開發(fā)工具 Eval Board for XR17V354IB-E8 RoHS:否 制造商:Bourns 產品:Evaluation Boards 類型:RS-485 工具用于評估:ADM3485E 接口類型:RS-485 工作電源電壓:3.3 V |
發(fā)布緊急采購，3分鐘左右您將得到回復。