- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1975 > XR17V352IB113-F (Exar Corporation)IC UART PCIE 256B DUAL 113FPBGA PDF資料下載
參數(shù)資料
| 型號(hào)： | XR17V352IB113-F |
| 廠商： | Exar Corporation |
| 文件頁數(shù)： | 16/64頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC UART PCIE 256B DUAL 113FPBGA |
| 產(chǎn)品培訓(xùn)模塊： | PCIe UARTs |
| 標(biāo)準(zhǔn)包裝： | 260 |
| 特點(diǎn)： | * |
| 通道數(shù)： | 2，DUART |
| FIFO's： | 256 字節(jié) |
| 規(guī)程： | RS485 |
| 電源電壓： | 3.3V |
| 帶自動(dòng)流量控制功能： | 是 |
| 帶IrDA 編碼器/解碼器： | 是 |
| 帶故障啟動(dòng)位檢測功能： | 是 |
| 帶調(diào)制解調(diào)器控制功能： | 是 |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 113-LFBGA |
| 供應(yīng)商設(shè)備封裝： | 113-FPBGA |
| 包裝： | 托盤 |
| 其它名稱： | 1016-1471 XR17V352IB113-F-ND |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁當(dāng)前第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁
XR17V352
23
REV. 1.0.3
HIGH PERFORMANCE DUAL PCI EXPRESS UART
The 8-bit SLEEP register enables each UART separately to enter Sleep mode. The SLEEP register is
accessible from the Device Configuration Registers in all UART channels but the UART channel can only
control the bit for that channel. For example, writing 0xFF to the SLEEP register in channel 0 will only enable
the sleep mode for channel 0.
Sleep mode reduces power consumption when the system needs to put the UART(s) to idle. The UART enters
sleep mode when the following conditions are satisfied after the sleep mode is enabled (Logic 0 (default) is to
disable and logic 1 is to enable sleep mode):
■
Transmitter and Receiver are empty (LSR[6]=1, LSR[0]=0)
■
RX pin is idling at a HIGH in normal mode or a LOW in infrared mode
■
The modem inputs (CTS#, DSR#, CD# and RI#) are steady at either HIGH or LOW (MSR bits [3:0] =
0x0)
The V352 is awakened by any of the following events occurring at any of the 2 UART channels:
■
A receive data start bit transition (HIGH to LOW in normal mode or from LOW to HIGH in infrared mode)
■
A data byte is loaded into the transmitter
■
A change of logic state on any of the modem inputs so that any of the delta bits (MSR bits[3:0]) is set
(RI# delta bit is only set on the rising edge)
A receive data start bit transition will not wake up the UART if the Multidrop mode is disabled (DLD[6] = 0) and
the receiver is disabled (MSR[2] = 1, MSR[0] = 0).
A special interrupt is generated with an indication of no pending interrupt. The V352 will return to sleep mode
automatically after all interrupting conditions have been serviced and cleared. It will stay in the sleep mode of
operation until it is disabled by resetting the SLEEP register bits.
1.4.6
Device Identification and Revision
There are two internal registers that provide device identification and revision, DVID and DREV registers. The
8-bit content in the DVID register provides device identification. A return value of 0x82 from this register
indicates the device is a XR17V352. The DREV register returns an 8-bit value of 0x01 for revision A with 0x02
equals to revision B and so on. This information is very useful to the software driver for identifying which device
it is communicating with and to keep up with revision changes.
DVID [15:8]
Device identification for the type of UART. The Device ID of the XR17V352 is 0x82.
DREV [7:0]
Revision number of the XR17V352. A 0x01 represents "revision-A" with 0x02 for rev-B and so on.
REGB [23:16] (default 0x00)
REGB register provides a control for simultaneous write to both UARTs configuration register or individually.
This is very useful for device initialization in the power up and reset routines. Also, the register provides a
facility to interface to the non-volatile memory device such as a 93C46 EEPROM. In embedded applications,
the user can use this facility to store proprietary data in an external EEPROM.
1.4.7
REGB Register
REGB[16](Read/Write)
Logic 0 (default) write to each UART configuration registers individually.
Logic 1 enables simultaneous write to both UARTs configuration register.
REGB[17](Read/Write)
Logic 0 (default) - wake-up interrupt is generated when UART exits sleep mode.
Logic 1 - No wake-up interrupt is generated when UART exits sleep mode.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| XR17V354IB176-F | IC UART PCIE 256B QUAD 176FPBGA |
| XR17V358IB176-F | IC UART PCIE OCTAL 176FPBGA |
| XR19L200IL32-F | IC UART/TXRX RS232 32QFN |
| XR19L202IL48-F | IC UART/TXRX RS232 48QFN |
| XR19L210IL40-F | IC UART/TXRX RS232 40QFN |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| XR17V354 | 制造商:EXAR 制造商全稱:EXAR 功能描述:HIGH PERFORMANCE QUAD PCI-EXPRESS UART |
| XR17V354IB-0A-EVB | 功能描述:界面開發(fā)工具 Eval Board for XR17V354IB-0A RoHS:否 制造商:Bourns 產(chǎn)品:Evaluation Boards 類型:RS-485 工具用于評(píng)估:ADM3485E 接口類型:RS-485 工作電源電壓:3.3 V |
| XR17V354IB176-F | 功能描述:UART 接口集成電路 4 Channel PCIe UART w/256 Byte FIFO RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 數(shù)據(jù)速率:3 Mbps 電源電壓-最大:3.6 V 電源電壓-最小:2.7 V 電源電流:20 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LQFP-48 封裝:Reel |
| XR17V354IB-E4-EVB | 功能描述:界面開發(fā)工具 Eval Board for XR17V354IB-E4 RoHS:否 制造商:Bourns 產(chǎn)品:Evaluation Boards 類型:RS-485 工具用于評(píng)估:ADM3485E 接口類型:RS-485 工作電源電壓:3.3 V |
| XR17V354IB-E8-EVB | 功能描述:界面開發(fā)工具 Eval Board for XR17V354IB-E8 RoHS:否 制造商:Bourns 產(chǎn)品:Evaluation Boards 類型:RS-485 工具用于評(píng)估:ADM3485E 接口類型:RS-485 工作電源電壓:3.3 V |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。