- 您現在的位置：買賣IC網 > PDF目錄21876 > XCCACE256-I (Xilinx Inc)IC 256MBIT ACE FLASH CARD PDF資料下載
參數資料
| 型號： | XCCACE256-I |
| 廠商： | Xilinx Inc |
| 文件頁數： | 46/69頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC 256MBIT ACE FLASH CARD |
| 標準包裝： | 1 |
| 存儲容量： | 256Mb |
| 存儲器類型： | FLASH |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁當前第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁
System ACE CompactFlash Solution
50
DS080 (v3.0) April 7, 2014
Product Specification
R
— OBSOLETE — OBSOLETE — OBSOLETE — OBSOLETE —
Write Data Buffer Control Flow Process
The control flow process for writing to the data buffer is
shown in Figure 29, page 49. The System ACE data buffer
is implemented as a 32-byte (16-word) deep FIFO that is
aliased across a range of MPU byte addresses (40h
through 7Fh) in order to facilitate burst transfers across the
MPU interface. Sector data is written to the data buffer by
first waiting for the buffer to become ready (i.e., empty of
any sector data), as shown in Figure 26, page 46. Once the
buffer is ready, then all 32 bytes can be written to the buffer
to alternating even and odd byte addresses. Writing to an
odd byte address while in BYTE mode causes the FIFO to
increment the data word to the next available word in the
FIFO. Writing to any data buffer address while in WORD
mode will cause the FIFO to increment.
Microprocessor (MPU) to Configuration JTAG (CFGJTAG) Setup
This setup provides an MPU to CFGJTAG communication path. The data configures the FPGA system through JTAG via the
Configuration JTAG Port.
The System ACE CF controller handles all necessary steps to perform configuration using the MPU communication path to
the target system. Figure 31, page 51 shows the connections required for this setup.
Figure 30: Data Flow Diagram of MPU to CFGJTAG
TSTTDI
TAP
CTRL.
TSTTDO
TDO
TDI
CFGTDO
CFGTDI
TDI
TDO
TDI
TDO
TDI
DS080_30_030801
*CFCGTCK and CFGTMS lines are driven
by ACE Controller Core Logic and are broadcast
to all target devices.
BS
N
A
C
MPU
CompactFlash
ACE
Controller
Core
(Test JTAG Port)
(Configuration JTAG Port)
相關PDF資料 |
PDF描述 |
|---|---|
| MX6SWT-A1-0000-000AF8 | LED XLAMP 2900K WARM WHITE SMD |
| XCCACE128-I | IC 128MBIT ACE FLASH CARD |
| EE-SH3-C | SENSR OPTO SLOT 3.4MM TRANS THRU |
| MX6SWT-A1-0000-000AF7 | LED XLAMP 3200K WARM WHITE SMD |
| MX6SWT-A1-0000-000AE7 | LED XLAMP 3000K WARM WHITE SMD |
相關代理商/技術參數 |
參數描述 |
|---|---|
| XCCACEM16BG388I | 制造商:XILINX 制造商全稱:XILINX 功能描述:System ACE MPM Solution |
| XCCACEM16-BG388I | 功能描述:SYS ACE MULTIPKG MODULE 16MBIT RoHS:否 類別:存儲卡，模塊 >> 存儲器 - 模塊 系列:- 標準包裝:100 系列:- 存儲器類型:SDRAM 存儲容量:1GB 速度:133MHz 特點:- 封裝/外殼:168-DIMM |
| XCCACEM16SERIES | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:System ACE MPM Solution |
| XCCACEM32BG388I | 制造商:XILINX 制造商全稱:XILINX 功能描述:System ACE MPM Solution |
| XCCACEM32-BG388I | 功能描述:SYS ACE MULTIPKG MODULE 32MBIT RoHS:否 類別:存儲卡，模塊 >> 存儲器 - 模塊 系列:- 標準包裝:100 系列:- 存儲器類型:SDRAM 存儲容量:1GB 速度:133MHz 特點:- 封裝/外殼:168-DIMM |
發(fā)布緊急采購，3分鐘左右您將得到回復。