- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄21876 > XCCACE256-I (Xilinx Inc)IC 256MBIT ACE FLASH CARD PDF資料下載
參數(shù)資料
| 型號： | XCCACE256-I |
| 廠商： | Xilinx Inc |
| 文件頁數(shù)： | 4/69頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC 256MBIT ACE FLASH CARD |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 存儲容量： | 256Mb |
| 存儲器類型： | FLASH |
第1頁第2頁第3頁當(dāng)前第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁
System ACE CompactFlash Solution
12
DS080 (v3.0) April 7, 2014
Product Specification
R
— OBSOLETE — OBSOLETE — OBSOLETE — OBSOLETE —
MPU Timing Description
This section contains timing diagrams for the MPU interface. Parameters used in the timing diagrams are described in
Single Register Read Cycle
The single register read cycle is shown in Figure 9,
page 13. A single register read is accomplished by assert-
ing a valid address (MPA), asserting the chip enable (MPCE
= LOW) and de-asserting the write enable (MPWE = HIGH)
during the first clock cycle (Cycle 0). These signals should
hold these values at least until the rising edge of the fourth
clock cycle (Cycle 3).
The output enable signal should be asserted (MPOE =
LOW) during the third clock cycle (Cycle 2). Register data
associated with the specified address appears on the MPD
bus two clock cycles after the falling edge of MPCE during
the assertion of MPCE. The register read cycle is then com-
pleted by de-asserting the output enable during the fourth
clock cycle (Cycle 3).
MPWE
1In
LOW
Synchronous active LOW write enable. A high-to-low-to-high transition must
occur on MPWE in three consecutive clock cycles in order for the write to take
place.During a valid write cycle, MPCE must be LOW and MPD must be valid
during the clock cycle that MPWE.
MPOE
1In
LOW
Asynchronous active LOW output enable. Both MPOE and MPCE must be
LOW to read from the MPU interface. When either MPOE or MPCE is HIGH,
the MPD pins of the System ACE CF controller are in a high-impedance state.
MPBRDY
1
Out
HIGH
Synchronous active HIGH buffer ready output. During data buffer read mode
MPBRDY is HIGH when the data in the DATABUF buffer is valid. During data
buffer write mode MPBRDY is HIGH when data can be written to the
DATABUF buffer.
MPIRQ
1
Out
HIGH
Synchronous active HIGH interrupt request output. MPIRQ HIGH indicates
that an interrupt condition has occurred in the MPU interface. All interrupt
conditions must be manually cleared before MPIRQ will go LOW. MPIRQ is
always LOW when interrupts are disabled.
Table 6: MPU Interface Port Signal Description (Continued)
Name
Width
Direction
Active
Description
Table 7: MPU Interface Timing Parameters
Symbol
Parameter
Min
Max
Units
tSA
Address setup time
4
--
ns
tSCE
Chip enable setup time
4
--
ns
tSWE
Write enable setup time
12
--
ns
tSOE
Output enable setup time
12
--
ns
tSD
Data setup time
4
--
ns
tDD
Clock HIGH to valid data
--
22
ns
tDOE
Chip/Output enable LOW to valid data
--
13
ns
tDBRDY
Clock HIGH to buffer ready valid
--
22
ns
tH
Hold time
4
--
ns
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MX6SWT-A1-0000-000AF8 | LED XLAMP 2900K WARM WHITE SMD |
| XCCACE128-I | IC 128MBIT ACE FLASH CARD |
| EE-SH3-C | SENSR OPTO SLOT 3.4MM TRANS THRU |
| MX6SWT-A1-0000-000AF7 | LED XLAMP 3200K WARM WHITE SMD |
| MX6SWT-A1-0000-000AE7 | LED XLAMP 3000K WARM WHITE SMD |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| XCCACEM16BG388I | 制造商:XILINX 制造商全稱:XILINX 功能描述:System ACE MPM Solution |
| XCCACEM16-BG388I | 功能描述:SYS ACE MULTIPKG MODULE 16MBIT RoHS:否 類別:存儲卡，模塊 >> 存儲器 - 模塊 系列:- 標(biāo)準(zhǔn)包裝:100 系列:- 存儲器類型:SDRAM 存儲容量:1GB 速度:133MHz 特點:- 封裝/外殼:168-DIMM |
| XCCACEM16SERIES | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:System ACE MPM Solution |
| XCCACEM32BG388I | 制造商:XILINX 制造商全稱:XILINX 功能描述:System ACE MPM Solution |
| XCCACEM32-BG388I | 功能描述:SYS ACE MULTIPKG MODULE 32MBIT RoHS:否 類別:存儲卡，模塊 >> 存儲器 - 模塊 系列:- 標(biāo)準(zhǔn)包裝:100 系列:- 存儲器類型:SDRAM 存儲容量:1GB 速度:133MHz 特點:- 封裝/外殼:168-DIMM |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。