System ACE CompactFlash Solution
34
DS080 (v3.0) April 7, 2014
Product Specification
R
— OBSOLETE — OBSOLETE — OBSOLETE — OBSOLETE —
DATABUFREG Register (BYTE address 40h-5Fh, WORD address 20h-2Fh)
The DATABUFREG register is the portal register to the data buffer that is used to transfer data between the MPU interface
and the CompactFlash and/or Configuration controllers. The description of the DATABUFREG register bits are shown in
Test JTAG Interface (TSTJTAG)
The Test JTAG Interface (TSTJTAG) supports IEEE 1149.1
Boundary-Scan operations on the System ACE CF control-
ler and all chained FPGA devices connected to the Config-
uration JTAG (CFGJTAG) port. This interface can also be
used to program the target FPGA chain on the CFGJTAG
port, using Xilinx or third-party JTAG programming tools.
The System ACE CF controller is fully compliant with the
IEEE 1149.1 Boundary-Scan standard, commonly referred
Port (TAP), instruction decoder, and the required IEEE
1149.1 Registers are included in the System ACE CF con-
troller to support the mandatory Boundary-Scan instruc-
tions. In addition, the Controller also supports an optional
32-bit identification register. Refer to the IEEE 1149.1
Boundary-Scan standard specification for a complete
description of the required instructions and detailed infor-
mation on JTAG.
When using the TSTJTAG interface as the configuration
source, the CFGTCK output of the System ACE CF
controller device is derived from the TSTTCK input. The
operating frequency of the CFGTCK is the same as
TSTTCK.
The minimum clock operating frequency is 0 MHz.
The maximum clock operating frequency is either
16.7 MHz or the maximum JTAG TCK clock speed
dictated by the devices in the JTAG chain and/or the
board design. The lowest of these values should be
used.
Table 19: DATABUFREG Register Bit Descriptions
Bit
Name
Description
0
DATA00
Data buffer portal register:
Data register bits are read-only when the DATABUFMODE bit in the STATUSREG
register is a 0, otherwise they are write-only when the DATABUFMODE bit is a 1.
DATABUFREG(07:00) are accessible in BYTE and WORD bus modes.
1DATA01
2DATA02
3DATA03
4DATA04
5DATA05
6DATA06
7DATA07
8
DATA08
Data register:
Data register bits are read-only when the DATABUFMODE bit in the STATUSREG
register is a 0, otherwise they are write-only when the DATABUFMODE bit is a 1.
DATABUFREG(15:08) are accessible in BYTE and WORD bus modes.
During BYTE bus write mode, if the data buffer is ready, any writes to the
DATABUFREG(15:08) bits cause the DATABUFREG(15:00) contents to be written to
the data buffer.
During BYTE bus read mode, if the data buffer is ready, the DATABUFREG(15:00)
register will hold the current value until the DATABUFREG(15:08) bits are read. After
DATABUFREG(15:08) is read, the DATABUFREG(15:00) register is loaded with any
pending new data.
9DATA09
10
DATA10
11
DATA11
12
DATA12
13
DATA13
14
DATA14
15
DATA15
Table 20: System ACE CF Controller TAP Pins
Pins
Description
TSTTDI (TDI)
Test Data In
TSTTDO (TDO)
Test Data Out
TSTTMS (TMS)
Test Mode Select
TSTTCK (TCK)
Test Clock