參數(shù)資料
型號： XCCACE256-I
廠商： Xilinx Inc
文件頁數(shù)： 31/69頁
文件大小： 0K
描述： IC 256MBIT ACE FLASH CARD
標準包裝： 1
存儲容量： 256Mb
存儲器類型： FLASH
System ACE CompactFlash Solution
DS080 (v3.0) April 7, 2014
37
Product Specification
R
— OBSOLETE — OBSOLETE — OBSOLETE — OBSOLETE —
Configuration JTAG Interface (CFGJTAG)
Configuration JTAG Port is the interface between the System ACE CF controller and the target FPGA chain. This port is
accessed when configuring the target FPGA chain of devices via any of the System ACE CF controller interfaces (Test
JTAG, MPU, or CompactFlash). To program or test the FPGA target chain, the data from these interfaces is converted to
IEEE 1149.1 Boundary-Scan (JTAG) serial data.
Typical Configuration Modes
The four System ACE CF controller interfaces are designed to work together in a number of different combinations. This
section discusses typical user configuration modes. A handful of signals determine which interface provides the
configuration data source. Table 26 describes these important signals, and Table 27 shows how they work together to
determine which interface will be used. This is especially important when using multiple interfaces in a design, or when not
using the default values of these signals. The default values of these signals set the CompactFlash interface as the source
of configuration data.
Table 25: System ACE CF Controller TAP Characteristics
Symbol
Parameter
Min
Max
Units
T(TAPTCK)
TSTTMS and TSTTDI setup time before rising edge of TSTTCK
4
ns
T(TCKTAP)
TSTTMS and TSTTDI hold times after TSTTCK
4
ns
T(TCKTDO)
TSTTCK falling edges to TSTTDO output valid
16
ns
F(TSTTCK)
Maximum TSTTCK clock frequency
16.7
MHz
Table 26: Configuration Signals Used for Selecting Configuration Modes and Active Design
Configuration Signal
Description
Default
CFGMODE
Pin or MPU register bit
CFGMODEPIN = 1
CFGMODE Register Bit = 0
CFGADDR[2:0]
Pins or MPU register bits
0
CFGSEL
MPU register bit
0
CFGSTART
MPU register bit
0
CFGRESET
MPU register bit (CFGRESET is a subset of the RESET pin)
0
FORCECFGADDR
MPU register bit (Overrides value on CFGADDR [2:0] pins)
0
FORCECFGMODE
MPU register bit (Overrides value on CFGMODEPIN)
0
Table 27: Active Configuration Modes
Configuration Interface
CFGMODE(1)
CFGSEL
CFGSTART
CFGRESET
CompactFlash (Configure from CF immediately after CFGRESET)
10
X(2)
0
CompactFlash (Configure from CF after receiving MPU start signal)
00
1
0
Microprocessor (Configure from MPU after receiving MPU start signal)
11
1
0
Microprocessor (Configure from MPU)
11
X
0
Test JTAG (Configure using the TSTJTAG port)(3)
XX
X
Notes:
1.
The FORCECFGMODE bit in the CONTROLREG register of the MPU interface can be used to force the CFGMODE register bit to
override the System ACE CF controller CFGMODEPIN.
2.
An X entry indicates “don’t care”.
3.
The Test JTAG configuration mode is active regardless of the pin settings as long as none of the other configuration modes are in
operation.
相關(guān)PDF資料
PDF描述
MX6SWT-A1-0000-000AF8 LED XLAMP 2900K WARM WHITE SMD
XCCACE128-I IC 128MBIT ACE FLASH CARD
EE-SH3-C SENSR OPTO SLOT 3.4MM TRANS THRU
MX6SWT-A1-0000-000AF7 LED XLAMP 3200K WARM WHITE SMD
MX6SWT-A1-0000-000AE7 LED XLAMP 3000K WARM WHITE SMD
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
XCCACEM16BG388I 制造商:XILINX 制造商全稱:XILINX 功能描述:System ACE MPM Solution
XCCACEM16-BG388I 功能描述:SYS ACE MULTIPKG MODULE 16MBIT RoHS:否 類別:存儲卡，模塊 >> 存儲器 - 模塊 系列:- 標準包裝:100 系列:- 存儲器類型:SDRAM 存儲容量:1GB 速度:133MHz 特點:- 封裝/外殼:168-DIMM
XCCACEM16SERIES 制造商:未知廠家 制造商全稱:未知廠家 功能描述:System ACE MPM Solution
XCCACEM32BG388I 制造商:XILINX 制造商全稱:XILINX 功能描述:System ACE MPM Solution
XCCACEM32-BG388I 功能描述:SYS ACE MULTIPKG MODULE 32MBIT RoHS:否 類別:存儲卡，模塊 >> 存儲器 - 模塊 系列:- 標準包裝:100 系列:- 存儲器類型:SDRAM 存儲容量:1GB 速度:133MHz 特點:- 封裝/外殼:168-DIMM
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*