參數(shù)資料
型號(hào)： XC4052XL-3HQ304I
廠商： Xilinx Inc
文件頁(yè)數(shù)： 47/68頁(yè)
文件大?。?/td> 0K
描述： IC FPGA I-TEMP 3.3V 3SPD 304HQFP
產(chǎn)品變化通告： XC4000(XL,XLA,E) Discontinuation 15/Nov/2004
標(biāo)準(zhǔn)包裝： 12
系列： XC4000E/X
LAB/CLB數(shù)： 1936
邏輯元件/單元數(shù)： 4598
RAM 位總計(jì)： 61952
輸入/輸出數(shù)： 256
門(mén)數(shù)： 52000
電源電壓： 3 V ~ 3.6 V
安裝類(lèi)型： 表面貼裝
工作溫度： -40°C ~ 100°C
封裝/外殼： 304-BFQFP 裸露焊盤(pán)
供應(yīng)商設(shè)備封裝： 304-PQFP（40x40）
R
May 14, 1999 (Version 1.6)
6-55
XC4000E and XC4000X Series Field Programmable Gate Arrays
6
Readback
The user can read back the content of conguration mem-
ory and the level of certain internal nodes without interfer-
ing with the normal operation of the device.
Readback not only reports the downloaded conguration
bits, but can also include the present state of the device,
represented by the content of all ip-ops and latches in
CLBs and IOBs, as well as the content of function genera-
tors used as RAMs.
Note that in XC4000 Series devices, conguration data is
not inverted with respect to conguration as it is in XC2000
and XC3000 families.
XC4000 Series Readback does not use any dedicated
pins, but uses four internal nets (RDBK.TRIG, RDBK.DATA,
RDBK.RIP and RDBK.CLK) that can be routed to any IOB.
To access the internal Readback signals, place the READ-
BACK library symbol and attach the appropriate pad sym-
bols, as shown in Figure 49.
After Readback has been initiated by a High level on
RDBK.TRIG after conguration, the RDBK.RIP (Read In
Progress) output goes High on the next rising edge of
RDBK.CLK. Subsequent rising edges of this clock shift out
Readback data on the RDBK.DATA net.
Readback data does not include the preamble, but starts
with ve dummy bits (all High) followed by the Start bit
(Low) of the rst frame. The rst two data bits of the rst
frame are always High.
Each frame ends with four error check bits. They are read
back as High. The last seven bits of the last frame are also
read back as High. An additional Start bit (Low) and an
11-bit Cyclic Redundancy Check (CRC) signature follow,
before RDBK.RIP returns Low.
DONE
*
**
QS
R
1
0
1
0
1
0
1
0
1
GSR ENABLE
GSR INVERT
STARTUP.GSR
STARTUP.GTS
GTS INVERT
GTS ENABLE
CONTROLLED BY STARTUP SYMBOL
IN THE USER SCHEMATIC (SEE
LIBRARIES GUIDE)
GLOBAL SET/RESET OF
ALL CLB AND IOB FLIP-FLOP
IOBs OPERATIONAL PER CONFIGURATION
GLOBAL 3-STATE OF ALL IOBs
Q2
Q3
Q1/Q4
DONE
IN
STARTUP
Q0
Q1
Q2
Q3
Q4
M
" FINISHED "
ENABLES BOUNDARY
SCAN, READBACK AND
CONTROLS THE OSCILLATOR
K
SQ
K
DQ
K
DQ
K
DQ
K
DQ
FULL
LENGTH COUNT
CLEAR MEMORY
CCLK
STARTUP.CLK
USER NET
CONFIGURATION BIT OPTIONS SELECTED BY USER IN "MAKEBITS"
X1528
Figure 48: Start-up Logic
Product Obsolete or Under Obsolescence
相關(guān)PDF資料
PDF描述
65801-031LF CLINCHER RECEPTACLE ASSY TIN
FMC31DREF-S13 CONN EDGECARD 62POS .100 EXTEND
FMC25DREI-S93 CONN EDGECARD 50POS .100 EYELET
MC7448VU867ND IC MPU RISC 32BIT 360-FCCBGA
MPC8535AVTATHA MPU POWERQUICC III 783FCPBGA
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
XC4052XLA-07HQ208C 制造商:Xilinx 功能描述:
XC4052XLA-08BG432C 制造商:Rochester Electronics LLC 功能描述: 制造商:Xilinx 功能描述:
XC4052XLA-08HQ160I 制造商:Xilinx 功能描述:
XC4052XLA-08HQ240C 制造商:Xilinx 功能描述:
XC4052XLA-09BG352I 制造商:Xilinx from Components Direct 功能描述:XC4052XLA-09BG352I, FPGA XC4000XLA - Trays 制造商:Xilinx 功能描述:Xilinx XC4052XLA-09BG352I, FPGA XC4000XLA Family 52K Gates 4598 Cells 227MHz 0.35um (CMOS) Technology 3.3V 352-Pin BGA
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*