- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄4051 > XC4052XL-3HQ304I (Xilinx Inc)IC FPGA I-TEMP 3.3V 3SPD 304HQFP PDF資料下載
參數(shù)資料
| 型號： | XC4052XL-3HQ304I |
| 廠商： | Xilinx Inc |
| 文件頁數(shù)： | 30/68頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC FPGA I-TEMP 3.3V 3SPD 304HQFP |
| 產(chǎn)品變化通告： | XC4000(XL,XLA,E) Discontinuation 15/Nov/2004 |
| 標(biāo)準(zhǔn)包裝： | 12 |
| 系列： | XC4000E/X |
| LAB/CLB數(shù)： | 1936 |
| 邏輯元件/單元數(shù)： | 4598 |
| RAM 位總計(jì)： | 61952 |
| 輸入/輸出數(shù)： | 256 |
| 門數(shù)： | 52000 |
| 電源電壓： | 3 V ~ 3.6 V |
| 安裝類型： | 表面貼裝 |
| 工作溫度： | -40°C ~ 100°C |
| 封裝/外殼： | 304-BFQFP 裸露焊盤 |
| 供應(yīng)商設(shè)備封裝： | 304-PQFP（40x40） |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁當(dāng)前第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁
R
XC4000E and XC4000X Series Field Programmable Gate Arrays
6-40
May 14, 1999 (Version 1.6)
Table 16: Pin Descriptions
Pin Name
I/O
During
Cong.
I/O
After
Cong.
Pin Description
Permanently Dedicated Pins
VCC
I
Eight or more (depending on package) connections to the nominal +5 V supply voltage
(+3.3 V for low-voltage devices). All must be connected, and each must be decoupled
with a 0.01 - 0.1
F capacitor to Ground.
GND
I
Eight or more (depending on package type) connections to Ground. All must be con-
nected.
CCLK
I or O
I
During configuration, Configuration Clock (CCLK) is an output in Master modes or Asyn-
chronous Peripheral mode, but is an input in Slave mode and Synchronous Peripheral
mode. After configuration, CCLK has a weak pull-up resistor and can be selected as the
Readback Clock. There is no CCLK High or Low time restriction on XC4000 Series de-
vices, except during Readback. See “Violating the Maximum High and Low Time Spec-
ification for the Readback Clock” on page 56 for an explanation of this exception.
DONE
I/O
O
DONE is a bidirectional signal with an optional internal pull-up resistor. As an output, it
indicates the completion of the configuration process. As an input, a Low level on DONE
can be configured to delay the global logic initialization and the enabling of outputs.
The optional pull-up resistor is selected as an option in the XACT
step program that cre-
ates the configuration bitstream. The resistor is included by default.
PROGRAM
I
PROGRAM is an active Low input that forces the FPGA to clear its configuration mem-
ory. It is used to initiate a configuration cycle. When PROGRAM goes High, the FPGA
finishes the current clear cycle and executes another complete clear cycle, before it
goes into a WAIT state and releases INIT.
The PROGRAM pin has a permanent weak pull-up, so it need not be externally pulled
up to Vcc.
User I/O Pins That Can Have Special Functions
RDY/BUSY
O
I/O
During Peripheral mode configuration, this pin indicates when it is appropriate to write
another byte of data into the FPGA. The same status is also available on D7 in Asyn-
chronous Peripheral mode, if a read operation is performed when the device is selected.
After configuration, RDY/BUSY is a user-programmable I/O pin.
RDY/BUSY is pulled High with a high-impedance pull-up prior to INIT going High.
RCLK
O
I/O
During Master Parallel configuration, each change on the A0-A17 outputs (A0 - A21 for
XC4000X) is preceded by a rising edge on RCLK, a redundant output signal. RCLK is
useful for clocked PROMs. It is rarely used during configuration. After configuration,
RCLK is a user-programmable I/O pin.
M0, M1, M2
I
I (M0),
O (M1),
I (M2)
As Mode inputs, these pins are sampled after INIT goes High to determine the configu-
ration mode to be used. After configuration, M0 and M2 can be used as inputs, and M1
can be used as a 3-state output. These three pins have no associated input or output
registers.
During configuration, these pins have weak pull-up resistors. For the most popular con-
figuration mode, Slave Serial, the mode pins can thus be left unconnected. The three
mode inputs can be individually configured with or without weak pull-up or pull-down re-
sistors. A pull-down resistor value of 4.7 k
is recommended.
These pins can only be used as inputs or outputs when called out by special schematic
definitions. To use these pins, place the library components MD0, MD1, and MD2 in-
stead of the usual pad symbols. Input or output buffers must still be used.
TDO
O
If boundary scan is used, this pin is the Test Data Output. If boundary scan is not used,
this pin is a 3-state output without a register, after configuration is completed.
This pin can be user output only when called out by special schematic definitions. To
use this pin, place the library component TDO instead of the usual pad symbol. An out-
put buffer must still be used.
Product Obsolete or Under Obsolescence
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 65801-031LF | CLINCHER RECEPTACLE ASSY TIN |
| FMC31DREF-S13 | CONN EDGECARD 62POS .100 EXTEND |
| FMC25DREI-S93 | CONN EDGECARD 50POS .100 EYELET |
| MC7448VU867ND | IC MPU RISC 32BIT 360-FCCBGA |
| MPC8535AVTATHA | MPU POWERQUICC III 783FCPBGA |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| XC4052XLA-07HQ208C | 制造商:Xilinx 功能描述: |
| XC4052XLA-08BG432C | 制造商:Rochester Electronics LLC 功能描述: 制造商:Xilinx 功能描述: |
| XC4052XLA-08HQ160I | 制造商:Xilinx 功能描述: |
| XC4052XLA-08HQ240C | 制造商:Xilinx 功能描述: |
| XC4052XLA-09BG352I | 制造商:Xilinx from Components Direct 功能描述:XC4052XLA-09BG352I, FPGA XC4000XLA - Trays 制造商:Xilinx 功能描述:Xilinx XC4052XLA-09BG352I, FPGA XC4000XLA Family 52K Gates 4598 Cells 227MHz 0.35um (CMOS) Technology 3.3V 352-Pin BGA |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。