參數(shù)資料
型號： WED9LC6816V1610BI
廠商： WHITE ELECTRONIC DESIGNS CORP
元件分類： 存儲(chǔ)器
英文描述： SPECIALTY MEMORY CIRCUIT, PBGA153
封裝： 14 X 22 MM, MO-163, BGA-153
文件頁數(shù)： 24/26頁
文件大?。?/td> 324K
代理商： WED9LC6816V1610BI
WED9LC6816V
7
White Electronic Designs Corporation (602) 437-1520 www.whiteedc.com
White Electronic Designs
September, 2003
Rev. 1
White Electronic Designs Corp. reserves the right to change products or specications without notice.
(Vcc = 3.3V -5% / +10% unless otherwise noted; 0°CtA70°C, Commercial; -40°CtA85°C, Industrial)
NOTES:
1.
Parameters depend on programmed CAS# latency.
2.
If clock rise time is longer than 1ns (tRISE/2 -0.5)ns should be added to the parameter.
3.
Assumed input rise and fall time = 1ns. If trise of tfall are longer than 1ns. [(tRISE = tFALL)/2] - 1ns should be added to the parameter.
4.
The minimum number of clock cycles required is detemined by dividing the minimum time required by the clock cycle time and then
rounding up to the next higher integer.
5.
Minimum delay is required to complete write.
6.
All devices allow every cycle column address changes.
7.
In case of row precharge interrupt, auto precharge and read burst stop.
8.
A new command may be given tRFC after self-refresh exit.
SDRAM AC CHARACTERISTICS
Parameter
Symbol
125MHz
100MHz
83MHz
Units
Min
Max
Min
Max
Min
Max
Clock Cycle Time (1)
CL = 3
tCC
8
1000
10
1000
12
1000
ns
CL = 2
tCC
10
1000
12
1000
15
1000
ns
Clock to valid Output delay (1,2)
tSAC
67
8
ns
Output Data Hold Time (2)
tOH
33
3
ns
Clock HIGH Pulse Width (3)
tCH
33
3
ns
Clock LOW Pulse Width (3)
tCL
33
3
ns
Input Setup Time (3)
tSS
22
2
ns
Input Hold Time (3)
tSH
11
1
ns
CK to Output Low-Z (2)
tSLZ
22
2
ns
CK to Output High-Z
tSHZ
77
8
ns
Row Active to Row Active Delay (4)
tRRD
20
24
ns
RAS\ to CAS\ Delay (4)
tRCD
20
24
ns
Row Precharge Time (4)
tRP
20
24
ns
Row Active Time (4)
tRAS
50
10,000
50
10,000
60
10,000
ns
Row Cycle Time - Operation (4)
tRC
70
80
90
ns
Row Cycle Time - Auto Refresh (4,8)
tRFC
70
80
90
ns
Last Data in to New Column Address
Delay (5)
tCDL
11
1
CK
Last Data in to Row Precharge (5)
tRDL
11
1
CK
Last Data in to Burst Stop (5)
tBDL
11
1
CK
Column Address to Column Address
Delay (6)
tCCD
1.5
CK
Number of Valid Output Data (7)
2
ea
12
1
相關(guān)PDF資料
PDF描述
WS128K32V-20G2TIA 128K X 32 MULTI DEVICE SRAM MODULE, 20 ns, CQMA68
W3EG2128M64ETSR335JD3SG 256M X 64 DDR DRAM MODULE, 0.7 ns, DMA184
W3DG6463V7D2-GG 64M X 64 SYNCHRONOUS DRAM MODULE, 5.4 ns, DMA168
WED3DG644V75D1I-MG 4M X 64 SYNCHRONOUS DRAM MODULE, ZMA144
W3HG2256M72ACER534D6MG 512M X 72 DDR DRAM MODULE, 0.5 ns, DMA240
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
WED9LC6816V1612BC 制造商:未知廠家 制造商全稱:未知廠家 功能描述:256K X 32 SSRAM/ 4M X 32 SDRAM
WED9LC6816V1612BI 制造商:未知廠家 制造商全稱:未知廠家 功能描述:256K X 32 SSRAM/ 4M X 32 SDRAM
WED9LC6816V2010BC 制造商:未知廠家 制造商全稱:未知廠家 功能描述:256K X 32 SSRAM/ 4M X 32 SDRAM
WED9LC6816V2010BI 制造商:未知廠家 制造商全稱:未知廠家 功能描述:256K X 32 SSRAM/ 4M X 32 SDRAM
WED9LC6816V2012BC 制造商:未知廠家 制造商全稱:未知廠家 功能描述:256K X 32 SSRAM/ 4M X 32 SDRAM
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*