參數(shù)資料
型號: W986432EH-7
廠商: WINBOND ELECTRONICS CORP
元件分類: DRAM
英文描述: 2M X 32 SYNCHRONOUS DRAM, 5.5 ns, PDSO86
封裝: 0.400 INCH, TSOP2-86
文件頁數(shù): 3/48頁
文件大?。?/td> 1180K
代理商: W986432EH-7
W986432EH / W9864G2EH
Publication Release Date: August 17 ,2005
- 11 -
Revision A09
7.17 Power Down Mode
The Power Down mode is initiated by holding CKE low. All of the receiver circuits except CKE are
gated off to reduce the power. The Power Down mode does not perform any refresh operations,
therefore the device can not remain in Power Down mode longer than the Refresh period (tREF) of the
device.
The Power Down mode is exited by bringing CKE high. When CKE goes high, a No Operation
Command is required on the next rising clock edge, depending on tCK. The input buffers need to be
enabled with CKE held high for a period equal to tCES (min.) + tCK (min.).
7.18 No Operation Command
The No Operation Command should be used in cases when the SDRAM is in a idle or a wait state to
prevent the SDRAM from registering any unwanted commands between operations. A No Operation
Command is registered when CS is low with RAS , CAS , and WE held high at the rising edge of
the clock. A No Operation Command will not terminate a previous operation that is still executing, such
as a burst read or write cycle.
7.19 Deselect Command
The Deselect Command performs the same function as a No Operation Command. Deselect
Command occurs when CS is brought high, the RAS , CAS , and WE signals become don’t cares.
7.20 Clock Suspend Mode
During normal access mode, CKE must be held high enabling the clock. When CKE is registered low
while at least one of the banks is active, Clock Suspend Mode is entered. The Clock Suspend mode
deactivates the internal clock and suspends any clocked operation that was currently being executed.
There is a one clock delay between the registration of CKE low and the time at which the SDRAM
operation suspends. While in Clock Suspend mode, the SDRAM ignores any new commands that are
issued. The Clock Suspend mode is exited by bringing CKE high. There is a one clock cycle delay
from when CKE returns high to when Clock Suspend mode is exited.
相關(guān)PDF資料
PDF描述
W25X40-VSSI-G 4M X 1 FLASH 2.7V PROM, PDSO8
WF2M16W-90DAI5A 2M X 16 FLASH 5V PROM MODULE, 90 ns, CDSO56
WF2M16W-120DLM5A 2M X 16 FLASH 5V PROM MODULE, 120 ns, CDSO44
WF2M16W-90DAM5A 2M X 16 FLASH 5V PROM MODULE, 90 ns, CDSO56
WF2M16W-120DAC5A 2M X 16 FLASH 5V PROM MODULE, 120 ns, CDSO56
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
W9864G2DH6 制造商:WINBOND 功能描述:New
W9864G2GH 制造商:WINBOND 制造商全稱:Winbond 功能描述:512K X 4 BANKS X 32BITS SDRAM
W9864G2GH-5 制造商:WINBOND 制造商全稱:Winbond 功能描述:512K X 4 BANKS X 32BITS SDRAM
W9864G2GH-6 制造商:WINBOND 制造商全稱:Winbond 功能描述:512K X 4 BANKS X 32BITS SDRAM
W9864G2GH-6C 制造商:WINBOND 制造商全稱:Winbond 功能描述:512K X 4 BANKS X 32BITS SDRAM