
W83627UHG
Publication Release Date: March 24, 2008
-52-
Revision 1.44
FUNCTION MODE
7
6
5
4
3
2
1
0
OUTPUT Voltage =
64
*
FANOUT
AVCC
DEFAULT
Strap by FAN_SET (Pin 119)
8.5
CPUFANOUT PWM Output Frequency Configuration Register - Index 02h
(Bank 0)
Attribute:
Read/Write
Size:
8 bits
BIT
7
6
5
4
3
2
1
0
NAME
PWM_CLK_SEL2
PWM_SCALE2
DEFAULT
0
1
0
The register is meaningful only when CPUFANOUT is programmed for PWM output.
BIT
DESCRIPTION
7
PWM_CLK_SEL2 (CPUFANOUT PWM Input Clock Source Select).
This bit selects the
clock source for PWM output.
0: The clock source is 24 MHz.
1: The clock source is 180 KHz.
6-0
PWM_SCALE2 (CPUFANOUT PWM Pre-Scale Divider).
The clock source for PWM
output is divided by this seven-bit value to calculate the actual PWM output frequency.
PWM output frequency
=
256
1
Divider
Pre_Scale
Clock
Input
The maximum value of the divider is 127 (7Fh), and it should not be set to 0.