![](http://datasheet.mmic.net.cn/Renesas-Electronics-America/UPD78F1235GK-GAJ-AX_datasheet_99860/UPD78F1235GK-GAJ-AX_925.png)
CHAPTER 20 POWER-ON-CLEAR CIRCUIT
User’s Manual U19678EJ1V1UD
923
20.2 Configuration of Power-on-Clear Circuit
The block diagram of the power-on-clear circuit is shown in Figure 20-1.
Figure 20-1. Block Diagram of Power-on-Clear Circuit
+
Reference
voltage
source
Internal reset signal
VDD
20.3 Operation of Power-on-Clear Circuit
An internal reset signal is generated on power application. When the supply voltage (VDD) exceeds the
detection voltage (VPDR = 1.61 V
±0.09 V), the reset status is released.
The supply voltage (VDD) and detection voltage (VPDR = 1.59 V ±0.09 V) are compared. When VDD < VPDR, the
internal reset signal is generated.
The timing of generation of the internal reset signal by the power-on-clear circuit and low-voltage detector is shown
below.