![](http://datasheet.mmic.net.cn/Renesas-Electronics-America/UPD78F1235GK-GAJ-AX_datasheet_99860/UPD78F1235GK-GAJ-AX_453.png)
CHAPTER 7 INVERTER CONTROL FUNCTIONS
User’s Manual U19678EJ1V1UD
451
7.5.10 Operation as linked real-time output function (type 1)
The linked real-time output function (type 1) includes a function to delay the generation of INTTMn of slave channel
1 so that it occurs later than INTTM00 of master channel 0. By using this function, the TROm value of slave channels
2 to 7 (the real-time output channels) can be specified to be output from TOm after INTTM00 of the master channel
has occurred.
If TRCn of the slave channel 1 is set to 1, INTTMn generated by using the combination-operation with master
channel is used as the real-time output trigger. The real-time output channel of slave channels 2 to 7 outputs the set
value of TROm from TOm by the real-time output trigger.
Slave channel 1 adds a delay to INTTM00 of the master channel and generates a real-time output trigger.
The delay value for INTTM00 of the master channel can be calculated by the following expression.
Delay value for INTTM00 of the master channel = (Set value of TDRn (slave 1) + 1)
× Count clock period
The master channel operates in the interval timer mode and counts the periods.
TCR00 loads the value of TDR00 at the first count clock, after the channel start trigger bit (TS00) is set to 1. At this
time, INTTM00 is output by setting MD000 of TMR00 to “1”.
Afterward, TCR00 counts down along with the count clock.
When TCR00 has become 0000H, INTTM00 is output upon the next count clock.
TCR00 loads the value of
TDR00 again at the same timing. Similar operation is continued hereafter.
TCRn of slave channel 1 operates in one-count mode and generates a real-time output trigger. TCRm loads the
value of TDRm to TCRm, using INTTM00 of the master channel as a start trigger, and starts counting down. When
TCRn = 0000H, TCRn outputs INTTMn and stops counting until the next start trigger (INTTM00 of the master
channel) has been input. The setting values of TROn and TROm are output from TOn and TOm at the INTTMn
output timing of slave channel 1.
A and b, which a is too expensive
TOm of the lower channel (slave channels 2 to 7) of the slave channel 1 (TRCn = 1) is controlled by the TREm and
TRCm bits.
When TREm of the lower channel (TRCm = 0) is “1”, the channel operates as a real-time output channel and TOm
outputs the setting value of TROm at the INTTMn output timing of slave channel 1. In the lower channel, TOm does
not output the set values of TROm at the INTTMn output timing of slave channel 1 when TREm = 0 or TRCm = 1.
When this function is used, TCRm, TDRm, and INTTMm of the lower channel can be operated as different
functions.
TDR00 and TDRn of the master channel and slave channel 1 become valid from the next period (generation of
INTTM00 of the master channel).
Caution
TS00 or TSn cannot be set to “1” (forcible restart) while TE00 = 1 or TEn = 1. If TS00 or TSn is set
to “1” while TE00 = 1 or TEn = 1, the counter value (TCR00 or TCRn) will be illegal and TOm will
not be able to output the expected waveform.
Remark
n = 01
m = 02 to 07