
Preliminary User’s Manual U17790EJ1V0UD
18
22.3.2
Restore ....................................................................................................................................919
22.3.3
Priorities of maskable interrupts...............................................................................................920
22.3.4
Interrupt control register (xxICn) ..............................................................................................924
22.3.5
Interrupt mask registers 0 to 4 (IMR0 to IMR4)........................................................................928
22.3.6
In-service priority register (ISPR) .............................................................................................930
22.3.7
ID flag ......................................................................................................................................931
22.3.8
Watchdog timer mode register 2 (WDTM2) .............................................................................931
22.4
Software Exception .............................................................................................................. 932
22.4.1
Operation .................................................................................................................................932
22.4.2
Restore ....................................................................................................................................933
22.4.3
EP flag .....................................................................................................................................934
22.5
Exception Trap...................................................................................................................... 935
22.5.1
Illegal opcode definition ...........................................................................................................935
22.5.2
Debug trap ...............................................................................................................................937
22.6
External Interrupt Request Input Pins (NMI and INTP0 to INTP8) ................................... 939
22.6.1
Noise elimination .....................................................................................................................939
22.6.2
Edge detection.........................................................................................................................939
22.7
Interrupt Acknowledge Time of CPU .................................................................................. 945
22.8
Periods in Which Interrupts Are Not Acknowledged by CPU .......................................... 946
22.9
Cautions ................................................................................................................................ 946
CHAPTER 23 KEY INTERRUPT FUNCTION ..................................................................................... 947
23.1
Function................................................................................................................................. 947
23.2
Register ................................................................................................................................. 948
23.3
Cautions ................................................................................................................................ 948
CHAPTER 24 STANDBY FUNCTION .................................................................................................. 949
24.1
Overview................................................................................................................................ 949
24.2
Registers ............................................................................................................................... 951
24.3
HALT Mode............................................................................................................................ 954
24.3.1
Setting and operation status ....................................................................................................954
24.3.2
Releasing HALT mode.............................................................................................................954
24.4
IDLE1 Mode ........................................................................................................................... 956
24.4.1
Setting and operation status ....................................................................................................956
24.4.2
Releasing IDLE1 mode ............................................................................................................956
24.5
IDLE2 Mode ........................................................................................................................... 958
24.5.1
Setting and operation status ....................................................................................................958
24.5.2
Releasing IDLE2 mode ............................................................................................................958
24.5.3
Securing setup time when releasing IDLE2 mode ................................................................... 960
24.6
STOP Mode............................................................................................................................ 961
24.6.1
Setting and operation status ....................................................................................................961
24.6.2
Releasing STOP mode ............................................................................................................961
24.6.3
Securing oscillation stabilization time when releasing STOP mode .........................................964
24.7
Subclock Operation Mode ................................................................................................... 965
24.7.1
Setting and operation status ....................................................................................................965
24.7.2
Releasing subclock operation mode ........................................................................................965
24.8
Sub-IDLE Mode ..................................................................................................................... 967
24.8.1
Setting and operation status ....................................................................................................967
24.8.2
Releasing sub-IDLE mode .......................................................................................................967