
CHAPTER 2 PIN FUNCTIONS
User’s Manual U14272EJ3V0UM
51
Pin Identification
ADD(21:0) :
ADIN(2:0) :
AUDIOIN :
AUDIOOUT :
BATTINH :
BATTINT# :
CAS# :
CD1#, CD2# :
CF_AEN# :
CF_BUSY# :
CF_CE(2:1)# :
CF_DEN# :
CF_DIR :
CF_IOIS16# :
CF_IOR# :
CF_IOW# :
CF_OE# :
CF_REG# :
CF_RESET :
CF_STSCHG# : Status Change of CompactFlash
CF_VCCEN# :
V
CC
Enable for CompactFlash
CF_WAIT# :
Wait Input for CompactFlash
CF_WE# :
Write Enable for CompactFlash
CLKEN :
Clock Enable for SDRAM
CLKSEL(2:0) :
Clock Select
CLKX1, CLKX2 : Clock Input
CTS1#, CTS2# : Clear to Send
DATA(15:0) :
Data Bus
DCD1#, DCD2# : Data Carrier Detect
DSR1#, DSR2# : Data Set Ready
DTR1#, DTR2# : Data Terminal Ready
FLM :
First Line Clock for LCD
FPD(7:0) :
Screen Data of LCD
FRM :
Clocked Serial Frame
GND_AD :
Ground for A/D and D/A Converter
GND_IO :
Ground for I/O
GND_LOGIC :
Ground for Logic
GND_OSC :
Ground for Oscillator
GND_PLL :
Ground for PLL
GND_TP :
Ground for Touch Panel
GPIO(31:0) :
General Purpose I/O
IOCS16# :
I/O 16-bit Bus Sizing
IORD# :
I/O Read
IORDY :
I/O Ready
IOWR# :
I/O Write
IRDIN :
IrDA Data Input
IRDOUT :
IrDA Data Output
LCAS# :
Lower Column Address Strobe
LCDCS# :
Chip Select for LCD
Address Bus
Analog Data Input
Audio Input
Audio Output
Battery Inhibit
Battery Interrupt
Column Address Strobe
Card Detect for CompactFlash
Address Enable for CompactFlash Buffer
Ready/Busy/Interrupt Request for CompactFlash
Card Enable for CompactFlash
Data Enable for CompactFlash Buffer
Data Direction for CompactFlash Buffer
I/O is 16 bits for CompactFlash
I/O Read Strobe for CompactFlash
I/O Write Strobe for CompactFlash
Output Enable for CompactFlash
Register Memory Access for CompactFlash
Reset for CompactFlash
LDQM :
LEDOUT :
LOCLK :
M :
MEMCS16# :
MEMRD# :
MEMWR# :
MIPS16EN :
MPOWER :
PCS(1:0)# :
POWER :
POWERON :
RAS(1:0)# :
RESET# :
ROMCS(3:0)# : Chip Select for ROM
RSTSW# :
Reset Switch
RTCRST# :
Real-time Clock Reset
RTCX1, RTCX2 : Real-time Clock Input
RTS1#, RTS2# : Request to Send
RxD1, RxD2 :
Receive Data
SCANIN(7:0) :
Scan Data Input
SCANOUT(7:0) : Scan Data Output
SCK :
CSI (Clocked Serial Interface) Clock
SDCLK :
Operation Clock for SDRAM
SDCS(1:0)# :
Chip Select for SDRAM
SDRAS# :
Row Address Strobe for SDRAM
SHCLK :
Shift Clock for LCD
SI :
Clocked Serial Data Input
SO :
Clocked Serial Data Output
SYSCLK :
System Clock for System Bus
SYSDIR :
System Data Direction
SYSEN# :
System Data Enable
TPX(1:0) :
Touch Panel Data of X
TPY(1:0) :
Touch Panel Data of Y
TxD1, TxD2 :
Transmit Data
UBE# :
Upper Byte Enable for System Bus
UCAS# :
Upper Column Address Strobe for DRAM
UDQM :
Upper Byte Enable for SDRAM
VDD_AD :
Power Supply for A/D and D/A Converter
VDD_IO :
Power Supply for I/O
VDD_LOGIC :
Power Supply for Logic
VDD_OSC :
Power Supply for Oscillator
VDD_PLL :
Power Supply for PLL
VDD_TP :
Power Supply for Touch Panel
VPBIAS :
Bias Power Control for LCD
VPGPIO(1:0) :
General Purpose Output for LCD Panel Power
Control
VPLCD :
Logic Power Control for LCD
Lower Byte Enable for SDRAM
LED Output
Load Clock for LCD
LCD Modulation Clock
Memory 16-bit Bus Sizing
Memory Read
Memory Write
MIPS16 Enable
Main Power
Programmable Chip Select
Power Switch
Power On State
Row Address Strobe for DRAM
Reset Output
Remark
# indicates active low.