
User’s Manual U14272EJ3V0UM
26
LIST OF FIGURES (3/3)
Fig. No.
Title
Page
14-1.
14-2.
14-3.
14-4.
14-5.
14-6.
14-7.
PIU Peripheral Block Diagram .................................................................................................................... 276
Coordinate Detection Equivalent Circuits .................................................................................................... 277
Internal Block Diagram of PIU ..................................................................................................................... 277
Scan Sequencer State Transition Diagram ................................................................................................. 278
Interval Times and States ........................................................................................................................... 286
Touch/Release Detection Timing ................................................................................................................ 298
A/D Port Scan Timing .................................................................................................................................. 298
15-1.
15-2.
Speaker Output and AUDIOOUT Pin .......................................................................................................... 315
AUDIOIN Pin and Microphone Operation .................................................................................................... 316
16-1.
SCANOUT Signal Output Timing ................................................................................................................ 319
17-1.
17-2.
17-3.
CompactFlash Interrupt Logic ..................................................................................................................... 333
Mapping of CompactFlash Memory Space ................................................................................................. 350
Mapping of CompactFlash I/O Space ......................................................................................................... 351
19-1.
SIU1 Block Diagram .................................................................................................................................... 360
20-1.
SIU2 Block Diagram .................................................................................................................................... 379
21-1.
21-2.
21-3.
21-4.
21-5.
21-6.
21-7.
21-8.
21-9.
21-10.
LCD Controller Block Diagram .................................................................................................................... 401
View Rectangle and Horizontal/Vertical Blank ............................................................................................ 402
Position of Load Clock (LOCLK) ................................................................................................................. 403
Position of Frame Clock (FLM) ................................................................................................................... 404
Monochrome Panel ..................................................................................................................................... 408
Color Panel in 8-Bit Data Bus ..................................................................................................................... 409
Load Clock (LOCLK) ................................................................................................................................... 410
Frame Clock (FLM) ..................................................................................................................................... 410
LCD Timing Parameters .............................................................................................................................. 411
FLM Period .................................................................................................................................................. 411
22-1.
Example of Connection of PLL Passive Components ................................................................................. 430
A-1.
A-2.
A-3.
Mask Circuit for RSTSW# Signal ................................................................................................................ 436
Release of Self-Refresh Mode by RSTSW# Signal (EDO DRAM) .............................................................. 437
Release of Self-Refresh Mode by RSTSW# Signal (SDRAM) .................................................................... 438