- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄383980 > UPD16879GS-BGG (NEC Corp.) MONOLITHIC QUAD H BRIDGE DRIVER CIRCUIT PDF資料下載
參數(shù)資料
| 型號： | UPD16879GS-BGG |
| 廠商： | NEC Corp. |
| 英文描述： | MONOLITHIC QUAD H BRIDGE DRIVER CIRCUIT |
| 中文描述： | 單片四H橋驅動電路 |
| 文件頁數(shù)： | 20/32頁 |
| 文件大?。?/td> | 199K |
| 代理商： | UPD16879GS-BGG |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁當前第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁
Data Sheet S14188EJ1V0DS00
20
μ
PD16879
The test parameter is selected by bits D0 to D6. There are two EXT pins. EXT
α
indicates the operating status of
α
channel, and EXT
β
indicates that of
β
channel. The relationship between each bit and each EXT pin is as shown
in Table 7.
Table 7. Output Data of Test Parameter
Bit
Data
EXT
α
EXT
β
D6
0 or 1
Enable
α
Enable
β
D5
0 or 1
Rotation
α
Rotation
β
D4
0 or 1
Pulseout
α
Pulseout
β
D3
0 or 1
FF7
α
FF7
β
D2
0 or 1
FF3
α
FF3
β
0 or 1
Checksum
FF2
D0
0 or 1
Chopping
FF1
If two or more signals that output signals to EXT
α
and EXT
β
are selected, they are positively ORed for output.
The meanings of the symbols listed in Table 7 are as follows:
Enable
: Output setting (High level: Conducts/Low level: Stops)
Rotation
: Rotation setting (High level: Reverse (CCW)/Low level: Forward (CW))
Pulse out
: Output pulse signal
FF7
: Presence/absence of pulse in LATCH cycle (Outputs H level if output pulse information exists in
serial data.)
FF3
: Pulse gate (output while pulse exists)
FF2
: Outputs high level during first point wait time + first point magnetize wait time
FF1
: Outputs high level during first point wait time
Checksum : Checksum output (High level: when normal data is transmitted/Low level: when abnormal data is
transmitted)
Chopping
: Chopping wave output
Power save mode sets by D7 bit.
D7 bit data is “1”: Normal mode
D7 bit data in “0”: Power save mode
When power save mode is selected, circuit consumption current can be reduced. Detail of power save function is
refer to “About Power Save Mode (25 page)”.
[5th byte]
The 5th byte sets the enable, rotation, and output current of
α
channel.
The enable sets by bit D7, the rotation sets by bit D6, and the output current sets by bits D0 to D4. Bit D5 is fixed
“0”. Bit D5 isn’t use.
Table 8. 5th Byte Data Configuration (
α
channel data)
Bit
D7
D6
D5
D4
D3
D2
D1
D0
Data
0 or 1
0 or 1
0
0 or 1
0 or 1
0 or 1
0 or 1
0 or 1
Enable sets
MSB
LSB
Rotation sets
Output current sets
相關PDF資料 |
PDF描述 |
|---|---|
| UPD16879 | MONOLITHIC QUAD H BRIDGE DRIVER CIRCUIT |
| UPD1703C-011 | PHASE LOCKED LOOP FREQUENCY SYNTHESIZER FM/AM DIGITAL TUNING SYSTEM CONTROLLER CMOS LSI |
| UPD1703C-013 | PHASE LOCKED LOOP FREQUENCY SYNTHESIZER FM/AM DIGITAL TUNING SYSTEM CONTROLLER CMOS LSI |
| UPD1703C-014 | PLL FREQUENCY SYMTHESIZER AND CONTROLLER FOR FM AND AM TUNER |
| UPD1703C-015 | PLL FREQUENCY SYMTHESIZER AND CONTROLLER FOR FM/MW/AM TUNER |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| UPD16882 | 制造商:NEC 制造商全稱:NEC 功能描述:MONOLITHIC CD-ROM/DVD-ROM 3-PHASE SPINDLE MOTOR DRIVER |
| UPD16882GS | 制造商:NEC 制造商全稱:NEC 功能描述:MONOLITHIC CD-ROM/DVD-ROM 3-PHASE SPINDLE MOTOR DRIVER |
| UPD16886 | 制造商:NEC 制造商全稱:NEC 功能描述:MONOLITHIC 1.5-CHANNEL H BRIDGE DRIVER CIRCUIT FOR CAMERAS |
| UPD16886MA-6A5 | 制造商:NEC 制造商全稱:NEC 功能描述:MONOLITHIC 1.5-CHANNEL H BRIDGE DRIVER CIRCUIT FOR CAMERAS |
| UPD16901 | 制造商:NEC 制造商全稱:NEC 功能描述:FLASH MEMORY VOLTAGE STEPUP DC/DC CONVERTER IC |
發(fā)布緊急采購，3分鐘左右您將得到回復。