- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄382686 > TSB41LV03PFP IC APEX 20KE FPGA 600K 652-BGA PDF資料下載
參數(shù)資料
| 型號： | TSB41LV03PFP |
| 英文描述： | IC APEX 20KE FPGA 600K 652-BGA |
| 中文描述： | 收發(fā)器 |
| 文件頁數(shù)： | 11/50頁 |
| 文件大?。?/td> | 662K |
| 代理商： | TSB41LV03PFP |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁當(dāng)前第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁
SLLS418G
–
JUNE 2000
–
REVISED JANUARY 2003
11
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
recommended operating conditions
MIN
NOM
MAX
UNIT
Source power node
3
3.3
3.6
Supply voltage, VDD
Non-source power
Non source ower
node
TSB41AB3
2.7
3
3
3.6
V
TSB41AB3-EP
3.3
3.6
High-level input voltage, VIH
Case1 (bus holder): ISO = VDD, VDD(5V) = VDD
Case2 (5 V Tol): ISO = VDD, VDD(5V) = 5 V
LREQ, CTL0, CTL1, D0
–
D7
2.6
V
C/LKON, PC0, PC1, PC2, ISO, PD
0.7
×
VDD
0.6
×
VDD
RESET
Low-level input voltage, VIL
Case1 (bus holder): ISO = VDD, VDD(5V) = VDD
Case2 (5 V Tol): ISO = VDD, VDD(5V) = 5 V
LREQ, CTL0, CTL1, D0
–
D7
1.2
V
C/LKON, PC0, PC1, PC2, ISO, PD
0.2
×
VDD
0.3
×
VDD
RESET
Output current, IO
TPBIAS outputs
–
5.6
1.3
mA
R
θ
JA = 19
°
C/W
TSB41AB3
TA = 70
°
C
TA = 85
°
C
TA = 70
°
C
TA = 85
°
C
TA = 70
°
C
TA = 85
°
C
82.3
TSB41AB3-EP
97.3
Maximum junction temperature, TJ
(see RJAvalues listed in thermal
JA values listed in thermal
characteristics table)
R
θ
JA = 31.5
31 5
°
C/W
TSB41AB3
90.4
°
C
TSB41AB3-EP
105.4
R
θ
JA = 49.2
49 2
°
C/W
TSB41AB3
101.9
TSB41AB3-EP
116.9
Differential inp t oltage V
Differential input voltage, VID
Cable inputs, during data reception
118
260
mV
Cable inputs, during arbitration
168
265
Common mode inp t oltage V
Common-mode input voltage, VIC
TPB cable inputs, source power node
0.4706
2.515
2.015
V
TPB cable inputs, nonsource power node
0.4706
Power-up reset time, t(pu)
RESET input
2
ms
TPA, TPB cable inputs, S100 operation
±
1.08
±
0.5
±
0.315
±
0.8
±
0.55
±
0.5
Receive input jitter
Receive in ut jitter
TPA, TPB cable inputs, S200 operation
ns
TPA, TPB cable inputs, S400 operation
Between TPA and TPB cable inputs, S100 operation
Receive input skew
Receive in ut skew
Between TPA and TPB cable inputs, S200 operation
Between TPA and TPB cable inputs, S400 operation
ns
All typical values are at VDD = 3.3 V and TA = 25
°
C.
For a node that does not source power; see Section 4.2.2.2 in IEEE 1394a-2000.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TSB41AB2I | IEEE 1394a-2000 TWO-PORT CABLE TRANSCEVER/ARBITER |
| TSB41LV03AI | IEEE 1394a THREE-PORT CABLE TRANSCEIVER/ARBITER |
| TSC692E | 672-pin FineLine BGA |
| TSC695F | IC,FPGA,57120-CELL,CMOS,BGA,1020PIN,PLASTIC |
| TSC695FL | IC,FPGA,79040-CELL,CMOS,BGA,1020PIN,PLASTIC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TSB41LV03PFP WAF | 制造商:Texas Instruments 功能描述: |
| TSB41LV04A | 制造商:TI 制造商全稱:Texas Instruments 功能描述:IEEE 1394a FOUR-PORT CABLE TRANSCEIVER/ARBITER |
| TSB41LV04APFP | 功能描述:總線收發(fā)器 Four-Port Cable Xcvr/Arbiter RoHS:否 制造商:Fairchild Semiconductor 邏輯類型:CMOS 邏輯系列:74VCX 每芯片的通道數(shù)量:16 輸入電平:CMOS 輸出電平:CMOS 輸出類型:3-State 高電平輸出電流:- 24 mA 低電平輸出電流:24 mA 傳播延遲時間:6.2 ns 電源電壓-最大:2.7 V, 3.6 V 電源電壓-最小:1.65 V, 2.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-48 封裝:Reel |
| TSB41LV04APFPG4 | 功能描述:1394 接口集成電路 Four-Port Cable Xcvr/Arbiter RoHS:否 制造商:Texas Instruments 類型:Link Layer Controller 工作電源電壓: 封裝 / 箱體:LQFP 封裝:Tray |
| TSB41LV06 | 制造商:TI 制造商全稱:Texas Instruments 功能描述:IEEE 1394a SIX-PORT CABLE TRANSCEIVER/ARBITER |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。