參數(shù)資料
型號： TSB41AB3IPFPEP
廠商： Texas Instruments
文件頁數(shù)： 38/55頁
文件大?。?/td> 0K
描述： IC 3PRT CABLE TXRX/ARBIT 80HTQFP
標準包裝： 96
類型： 收發(fā)器
驅(qū)動器/接收器數(shù)： 6/6
規(guī)程： IEEE 1394
電源電壓： 3 V ~ 3.6 V
安裝類型： 表面貼裝
封裝/外殼： 80-TQFP 裸露焊盤
供應商設備封裝： 80-HTQFP（12x12）
包裝： 托盤
產(chǎn)品目錄頁面： 882 (CN2011-ZH PDF)
其它名稱： 296-22528
V62/03612-01XE
TSB41AB3EP
IEEE 1394a2000 THREEPORT CABLE TRANSCEIVER/ARBITER
SGLS122C JULY 2002 REVISED JUNE 2008
43
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
PRINCIPLES OF OPERATION
interface reset and disable (continued)
Table 21. LPS Timing Parameters
PARAMETER
DESCRIPTION
MIN
MAX
UNIT
TLPSL
LPS low time (when pulsed) (see Note 5)
0.09
2.6
s
TLPSH
LPS high time (when pulsed) (see Note 5)
0.021
2.6
s
LPS duty cycle (when pulsed) (see Note 6)
20%
55%
TLPS_RESET
Time for PHY to recognize LPS deasserted and reset the interface
2.6
2.68
s
TLPS_DISABLE
Time for PHY to recognize LPS deasserted and disable the interface
26.03
26.11
s
TRESTORE
Time to permit optional isolation circuits to restore during an interface reset
15
23
s
TCLK_ACTIVATE Time for SYSCLK to be activated from reassertion of LPS
PHY not in low-power state
60
ns
TCLK_ACTIVATE Time for SYSCLK to be activated from reassertion of LPS
PHY in low-power state
5.3
7.3
ms
The maximum value for TRESTORE does not apply when the PHY-LLC interface is disabled, in which case an indefinite time may elapse before
LPS is reasserted. Otherwise, in order to reset but not disable the interface it is necessary that the LLC ensure that LPS is deasserted for less
than TLPS_DISABLE.
NOTES:
6. The specified TLPSL and TLPSH times are worst-case values appropriate for operation with the TSB41AB3. These values are broader
than those specified for the same parameters in the 1394a-2000 Supplement (i.e., an implementation of LPS that meets the
requirements of 1394a-2000 operates correctly with the TSB41AB3).
7. A pulsed LPS signal must have a duty cycle (ratio of TLPSH to cycle period) in the specified range to ensure proper operation when
using an isolation barrier on the LPS signal (e.g., as shown in Figure 8)
The LLC requests that the interface be reset by deasserting the LPS signal and terminating all bus and request
activity. When the PHY observes that LPS has been deasserted for TLPS_RESET, it resets the interface. When
the interface is in the reset state, the PHY sets its CTL and D outputs in the logic 0 state and ignores any activity
on the LREQ signal. The timing for interface reset is shown in Figure 22 and Figure 23.
SYSCLK
ISO
(low)
(a)
(c)
(b)
CTL0, CTL1
D0 D7
LREQ
LPS
(d)
TLPS_RESET
TRESTORE
TLPSL
TLPSH
Figure 23. Interface Reset, ISO Low
相關PDF資料
PDF描述
TVP5150APBSRG4 IC VIDEO DECODER 8BIT 32TQFP
TVP5154AIPNP IC VIDEO DECODER 4CH 128-HTQFP
TW2804-FE IC NTSC/PAL VIDEO DECOD 128PQF
TW2809-BC1-GR IC INTERFACE
TW2815-TA1-GR IC A/V CODEC/DECOD 4CH 100TQFP
相關代理商/技術(shù)參數(shù)
參數(shù)描述
TSB41AB3IPFPG4 制造商:Texas Instruments 功能描述:THREE PORT CBL TRNSCVR/ARBITER 1TX 1RX 400MBPS 80HTQFP - Rail/Tube
TSB41AB3MPFPEP 功能描述:1394 接口集成電路 Enh Product 3Port Cable Xcvr/Arbiter RoHS:否 制造商:Texas Instruments 類型:Link Layer Controller 工作電源電壓: 封裝 / 箱體:LQFP 封裝:Tray
TSB41AB3PFP 功能描述:緩沖器和線路驅(qū)動器 Three-Port Cable Xcvr/Arbiter RoHS:否 制造商:Micrel 輸入線路數(shù)量:1 輸出線路數(shù)量:2 極性:Non-Inverting 電源電壓-最大:+/- 5.5 V 電源電壓-最小:+/- 2.37 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:MSOP-8 封裝:Reel
TSB41AB3PFPG4 功能描述:1394 接口集成電路 Three-Port Cable Xcvr/Arbiter RoHS:否 制造商:Texas Instruments 類型:Link Layer Controller 工作電源電壓: 封裝 / 箱體:LQFP 封裝:Tray
TSB41BA3 制造商:TI 制造商全稱:Texas Instruments 功能描述:IEEE1394B THREE PORT CABLE TRANSCEIVER/ARBITER
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*