參數(shù)資料
型號(hào): TSB41AB3IPFPEP
廠商: Texas Instruments
文件頁數(shù): 36/55頁
文件大小: 0K
描述: IC 3PRT CABLE TXRX/ARBIT 80HTQFP
標(biāo)準(zhǔn)包裝: 96
類型: 收發(fā)器
驅(qū)動(dòng)器/接收器數(shù): 6/6
規(guī)程: IEEE 1394
電源電壓: 3 V ~ 3.6 V
安裝類型: 表面貼裝
封裝/外殼: 80-TQFP 裸露焊盤
供應(yīng)商設(shè)備封裝: 80-HTQFP(12x12)
包裝: 托盤
產(chǎn)品目錄頁面: 882 (CN2011-ZH PDF)
其它名稱: 296-22528
V62/03612-01XE
TSB41AB3EP
IEEE 1394a2000 THREEPORT CABLE TRANSCEIVER/ARBITER
SGLS122C JULY 2002 REVISED JUNE 2008
41
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
PRINCIPLES OF OPERATION
transmit (continued)
00
10
(f)
(g)
(e)
(d)
(c)
(b)
(a)
01
00
11
dn
d0, d1, . . .
Link controls CTL and D
PHY High-Impedance CTL and D outputs
D0–D7
CTL0, CTL1
SYSCLK
NOTE A: SPD = Speed code, see Table 20 d0–dn = Packet data
00
01
00
SPD
Figure 21. Normal Packet Transmission Timing
The sequence of events for a normal packet transmission is as follows:1
a.
Transmit operation initiated. The PHY asserts grant on the CTL lines followed by idle to hand over
control of the interface to the link so that the link may transmit a packet. The PHY releases control of
the interface (i.e., it places its CTL and D outputs in a high-impedance state) following the idle cycle.
b.
Optional idle cycle. The link may assert at most one idle cycle preceding assertion of either hold or
transmit. This idle cycle is optional; the link is not required to assert idle preceding either hold or transmit.
c.
Optional hold cycles. The link may assert hold for up to 47 cycles preceding assertion of transmit. These
hold cycle(s) are optional; the link is not required to assert hold preceding transmit.
d.
Transmit data. When data is ready to be transmitted, the link asserts transmit on the CTL lines along
with the data on the D lines.
e.
Transmit operation terminated. The transmit operation is terminated by the link asserting hold or idle
on the CTL lines. The link asserts hold to indicate that the PHY is to retain control of the serial bus in
order to transmit a concatenated packet. The link asserts idle to indicate that packet transmission is
complete and the PHY may release the serial bus. The link then asserts idle for one more cycle following
this cycle of hold or idle before releasing the interface and returning control to the PHY.
f.
Concatenated packet speed-code. If multispeed concatenation is enabled in the PHY, the link asserts
a speed code on the D lines when it asserts hold to terminate packet transmission. This speed code
indicates the transmission speed for the concatenated packet that is to follow. The encoding for this
concatenated packet speed-code is the same as the encoding for the received packet speed code (see
Table 20). The link may not concatenate an S100 packet onto any higher-speed packet.
g.
After regaining control of the interface, the PHY asserts at least one cycle of idle before any subsequent
status transfer, receive operation, or transmit operation.
相關(guān)PDF資料
PDF描述
TVP5150APBSRG4 IC VIDEO DECODER 8BIT 32TQFP
TVP5154AIPNP IC VIDEO DECODER 4CH 128-HTQFP
TW2804-FE IC NTSC/PAL VIDEO DECOD 128PQF
TW2809-BC1-GR IC INTERFACE
TW2815-TA1-GR IC A/V CODEC/DECOD 4CH 100TQFP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
TSB41AB3IPFPG4 制造商:Texas Instruments 功能描述:THREE PORT CBL TRNSCVR/ARBITER 1TX 1RX 400MBPS 80HTQFP - Rail/Tube
TSB41AB3MPFPEP 功能描述:1394 接口集成電路 Enh Product 3Port Cable Xcvr/Arbiter RoHS:否 制造商:Texas Instruments 類型:Link Layer Controller 工作電源電壓: 封裝 / 箱體:LQFP 封裝:Tray
TSB41AB3PFP 功能描述:緩沖器和線路驅(qū)動(dòng)器 Three-Port Cable Xcvr/Arbiter RoHS:否 制造商:Micrel 輸入線路數(shù)量:1 輸出線路數(shù)量:2 極性:Non-Inverting 電源電壓-最大:+/- 5.5 V 電源電壓-最小:+/- 2.37 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:MSOP-8 封裝:Reel
TSB41AB3PFPG4 功能描述:1394 接口集成電路 Three-Port Cable Xcvr/Arbiter RoHS:否 制造商:Texas Instruments 類型:Link Layer Controller 工作電源電壓: 封裝 / 箱體:LQFP 封裝:Tray
TSB41BA3 制造商:TI 制造商全稱:Texas Instruments 功能描述:IEEE1394B THREE PORT CABLE TRANSCEIVER/ARBITER