- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄2118 > TSB41AB3IPFPEP (Texas Instruments)IC 3PRT CABLE TXRX/ARBIT 80HTQFP PDF資料下載
參數(shù)資料
| 型號： | TSB41AB3IPFPEP |
| 廠商： | Texas Instruments |
| 文件頁數(shù)： | 20/55頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC 3PRT CABLE TXRX/ARBIT 80HTQFP |
| 標準包裝： | 96 |
| 類型： | 收發(fā)器 |
| 驅動器/接收器數(shù)： | 6/6 |
| 規(guī)程： | IEEE 1394 |
| 電源電壓： | 3 V ~ 3.6 V |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 80-TQFP 裸露焊盤 |
| 供應商設備封裝： | 80-HTQFP（12x12） |
| 包裝： | 托盤 |
| 產(chǎn)品目錄頁面： | 882 (CN2011-ZH PDF) |
| 其它名稱： | 296-22528 V62/03612-01XE |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁當前第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁
TSB41AB3EP
IEEE 1394a2000 THREEPORT CABLE TRANSCEIVER/ARBITER
SGLS122C JULY 2002 REVISED JUNE 2008
27
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
APPLICATION INFORMATION
using the TSB41AB3 with a non-1394a-2000 link layer (continued)
The 1394a-2000 Supplement includes enhancements to the Annex J interface that must be comprehended
when using the TSB41AB3 with a non-1394a-2000 LLC device.
D A new LLC service request was added which allows the LLC to temporarily enable and disable
asynchronous arbitration accelerations. If the LLC does not implement this new service request, the
arbitration enhancements is not enabled (see the EAA bit in PHY register 5).
D The capability to perform multispeed concatenation (the concatenation of packets of differing speeds) was
added in order to improve bus efficiency (primarily during isochronous transmission). If the LLC does not
support multispeed concatenation, multispeed concatenation is not enabled in the PHY (see the EMC bit
in PHY register 5).
D In order to accommodate the higher transmission speeds expected in future revisions of the standard,
1394a-2000 extended the speed code in bus requests from 2 bits to 3 bits, increasing the length of the bus
request from 7 bits to 8 bits. The new speed codes were carefully selected so that new 1394a-2000 PHY
and LLC devices would be compatible, for speeds from S100 to S400, with legacy PHY and LLC devices
that use the 2-bit speed codes. The TSB41AB3 correctly interprets both 7-bit bus requests (with 2-bit speed
code) and 8-bit bus requests (with 3-bit speed codes). Moreover, if a 7-bit bus request is immediately
followed by another request (e.g., a register read or write request), the TSB41AB3 correctly interprets both
requests. Although the TSB41AB3 correctly interprets 8-bit bus requests, a request with a speed code
exceeding S400 results in the TSB41AB3 transmitting a null packet (data-prefix followed by data-end, with
no data in the packet).
More explanation is included in the TI application note IEEE 1394a-2000 Features Supported by TI TSB41LV0X
Physical Layer Devices, TI literature number SLLA019.
using the TSB41AB3 with a lower-speed link layer
Although the TSB41AB3 is an S400-capable PHY, it may be used with lower speed LLCs, such as the S200
capable TSB12LV31. In such a case, the LLC has fewer data terminals than the PHY, and some Dn terminals
on the TSB41AB3 are not used. Unused Dn terminals are pulled to ground through 10-k
resistors.
The TSB41AB3 transfers all received packet data to the LLC, even if the speed of the packet exceeds the
capability of the LLC to accept it. Some lower speed LLC designs do not properly ignore packet data in such
cases. On the rare occasions that the first 16 bits of partial data accepted by such a LLC match a node’s bus
and node ID, spurious header CRC or tcode errors may result.
During bus initialization following a bus-reset, each PHY transmits a self-ID packet that indicates, among other
information, the speed capability of the PHY. The bus manager (if one exists) builds a speed map from the
collected self-ID packets. This speed map gives the highest possible speed that can be used on the
node-to-node communication path between every pair of nodes in the network.
In the case of a node consisting of a higher-speed PHY and a lower-speed LLC, the speed capability of the node
(PHY and LLC in combination) is that of the lower-speed LLC. A sophisticated bus manager may be able to
determine the LLC speed capability by reading the configuration ROM Bus_Info_Block or by sending
asynchronous request packets at different speeds to the node and checking for an acknowledge; the speed map
may then be adjusted accordingly. The speed-map should reflect that communication to such a node must be
done at the lower speed of the LLC, instead of the higher speed of the PHY. However, speed map entries for
paths that merely pass through the node’s PHY, but do not terminate at that node, are not restricted by the lower
speed of the LLC.
相關PDF資料 |
PDF描述 |
|---|---|
| TVP5150APBSRG4 | IC VIDEO DECODER 8BIT 32TQFP |
| TVP5154AIPNP | IC VIDEO DECODER 4CH 128-HTQFP |
| TW2804-FE | IC NTSC/PAL VIDEO DECOD 128PQF |
| TW2809-BC1-GR | IC INTERFACE |
| TW2815-TA1-GR | IC A/V CODEC/DECOD 4CH 100TQFP |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| TSB41AB3IPFPG4 | 制造商:Texas Instruments 功能描述:THREE PORT CBL TRNSCVR/ARBITER 1TX 1RX 400MBPS 80HTQFP - Rail/Tube |
| TSB41AB3MPFPEP | 功能描述:1394 接口集成電路 Enh Product 3Port Cable Xcvr/Arbiter RoHS:否 制造商:Texas Instruments 類型:Link Layer Controller 工作電源電壓: 封裝 / 箱體:LQFP 封裝:Tray |
| TSB41AB3PFP | 功能描述:緩沖器和線路驅動器 Three-Port Cable Xcvr/Arbiter RoHS:否 制造商:Micrel 輸入線路數(shù)量:1 輸出線路數(shù)量:2 極性:Non-Inverting 電源電壓-最大:+/- 5.5 V 電源電壓-最小:+/- 2.37 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:MSOP-8 封裝:Reel |
| TSB41AB3PFPG4 | 功能描述:1394 接口集成電路 Three-Port Cable Xcvr/Arbiter RoHS:否 制造商:Texas Instruments 類型:Link Layer Controller 工作電源電壓: 封裝 / 箱體:LQFP 封裝:Tray |
| TSB41BA3 | 制造商:TI 制造商全稱:Texas Instruments 功能描述:IEEE1394B THREE PORT CABLE TRANSCEIVER/ARBITER |
發(fā)布緊急采購，3分鐘左右您將得到回復。