
www.ti.com
P
3.6.2
Peripheral Selection After Device Reset
TMS320DM6437
Digital Media Processor
SPRS345B–NOVEMBER 2006–REVISED MARCH 2007
31
27
26
25
24
23
RSV
22
21
20
19
RSV
18
17
16
RESERVED
PCIP
HPIP
VLYNQP
R-0000 0
R/W-100
R-0
R/W-100
R-0
R/W-100
15
3
2
1
0
RESERVED
EMACP
R- 0000 0000 0000 0
R/W-100
LEGEND: R = Read; W = Write; -
n
= value after reset
Figure 3-7. MSTPRI1 Register
Table 3-15. MSTPRI1 Description
Bit
31:27
Field Name
RESERVED
Description
Reserved. Read-only, writes have no effect.
PCI master port priority in System Infrastructure.
000 = Priority 0 (
Highest
)
001 = Priority 1
010 = Priority 2
011 = Priority 3
Reserved. Read-only, writes have no effect.
HPI master port priority in System Infrastructure.
000 = Priority 0 (
Highest
)
001 = Priority 1
010 = Priority 2
011 = Priority 3
Reserved. Read-only, writes have no effect.
VLYNQ master port priority in System Infrastructure.
000 = Priority 0 (
Highest
)
001 = Priority 1
010 = Priority 2
011 = Priority 3
Reserved. Read-only, writes have no effect.
EMAC master port priority in System Infrastructure.
000 = Priority 0 (
Highest
)
001 = Priority 1
010 = Priority 2
011 = Priority 3
100 = Priority 4
101 = Priority 5
110 = Priority 6
111 = Priority 7 (
Lowest
)
26:24
PCIP
23
RSV
100 = Priority 4
101 = Priority 5
110 = Priority 6
111 = Priority 7 (
Lowest
)
22:20
HPIP
19
RSV
100 = Priority 4
101 = Priority 5
110 = Priority 6
111 = Priority 7 (
Lowest
)
18:16
VLYNQP
15:3
RESERVED
100 = Priority 4
101 = Priority 5
110 = Priority 6
111 = Priority 7 (
Lowest
)
2:0
EMACP
After device reset, most peripheral configurations are done within the peripheral’s registers. This section
discusses some additional peripheral controls in the System Module. For information on multiplexed pin
controls that determine what peripheral pins are brought out to the pins, see
Section 3.7
,
Multiplexed Pin
Configurations
.
3.6.2.1
HPI Control Register (HPICTL)
The HPI Control (HPICTL) register determines the Host Burst Write Time-Out value.
The user should
only
modify this register once during device initialization. When modifying this register, the user
must
ensure the HPI FIFOs are empty and there are no on-going HPI transactions.
Submit Documentation Feedback
Device Configurations
99