
www.ti.com
P
6.7.4
Clock PLL Electrical Data/Timing (Input and Output Clocks)
MXI/CLKIN
2
3
4
4
5
1
CLK_OUT0
(Divide-by-1)
4
4
2
1
3
TMS320DM6437
Digital Media Processor
SPRS345B–NOVEMBER 2006–REVISED MARCH 2007
Table 6-19. Timing Requirements for MXI/CLKIN (-400, -500, -600) Devices
(1)(2)(3)(4)
(see
Figure 6-12
)
-400
-500
-600
NO.
UNIT
MIN
33.3
0.45C
0.45C
MAX
1
2
3
4
5
t
c(MXI)
t
w(MXIH)
t
w(MXIL)
t
t(MXI)
t
J(MXI)
Cycle time, MXI/CLKIN
Pulse duration, MXI/CLKIN high
Pulse duration, MXI/CLKIN low
Transition time, MXI/CLKIN
Period jitter, MXI/CLKIN
50
ns
ns
ns
ns
ns
0.55C
0.55C
0.05C
0.02C
(1)
The MXI/CLKIN frequency and PLL multiply factor should be chosen such that the resulting clock frequency is within the specific range
for CPU operating frequency. For example, for a -600 speed device with a 27 MHz CLKIN frequency, the PLL multiply factor should be
≤
22.
The reference points for the rise and fall transitions are measured at V
MAX and V
MIN.
For more details on the PLL multiplier factors, see the
Documentation Support
section for the TMS320DM63x DMP DSP Subsystem
Reference Guide (Literature Number SPRU978).
C = CLKIN cycle time in ns. For example, when MXI/CLKIN frequency is 27 MHz, use C = 37.037 ns.
(2)
(3)
(4)
Figure 6-12. MXI/CLKIN Timing
Table 6-20. Switching Characteristics Over Recommended Operating Conditions for CLKOUT0
(1)(2)
(see
Figure 6-13
)
-400
-500
-600
NO.
PARAMETER
UNIT
MIN
33.3
0.45P
0.45P
MAX
1
2
3
4
t
C
t
w(CLKOUT0H)
t
w(CLKOUT0L)
t
t(CLKOUT0)
The reference points for the rise and fall transitions are measured at V
MAX and V
MIN.
P = 1/CLKOUT0 clock frequency in nanoseconds (ns). For example, when CLKOUT0 frequency is 27 MHz, use P = 37.04 ns.
Cycle time, CLKOUT0
Pulse duration, CLKOUT0 high
Pulse duration, CLKOUT0 low
Transition time, CLKOUT0
50
ns
ns
ns
ns
0.55P
0.55P
0.05P
(1)
(2)
Figure 6-13. CLKOUT0 Timing
202
Peripheral Information and Electrical Specifications
Submit Documentation Feedback