- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄382643 > TMS418169P-60 (Texas Instruments, Inc.) 1048576-WORD BY 16-BIT EXTENDED DATA OUT HIGH-SPEED DRAMS PDF資料下載
參數(shù)資料
| 型號(hào)： | TMS418169P-60 |
| 廠商： | Texas Instruments, Inc. |
| 英文描述： | 1048576-WORD BY 16-BIT EXTENDED DATA OUT HIGH-SPEED DRAMS |
| 中文描述： | 1048576字由16位擴(kuò)充數(shù)據(jù)輸出高速DRAM等 |
| 文件頁(yè)數(shù)： | 32/67頁(yè) |
| 文件大小： | 1464K |
| 代理商： | TMS418169P-60 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)當(dāng)前第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)
TMS55160, TMS55161, TMS55170, TMS55171
262144 BY 16-BIT MULTIPORT VIDEO RAMS
SMVS464
–
MARCH1996
32
POST OFFICE BOX 1443
HOUSTON, TEXAS 77251
–
1443
split-register programmable stop point (continued)
Stop-point mode is not active until the CBRS cycle is initiated. The CBRS operation is performed by holding
CASx low, WE low, and DSF high on the falling edge of RAS. The falling edge of RAS also latches row addresses
A4
–
A7, which are used to define the SAM
’
s partition length. The other row-address inputs are don
’
t cares.
Stop-point mode should be initiated immediately after the power-up initialization (see Table 6).
Table 6. Programming Code for Stop-Point Mode
MAXIMUM
PARTITION
LENGTH
ADDRESS AT RAS IN CBRS CYCLE
NUMBER OF
PARTITIONS
STOP POINT LOCATIONS
STOP-POINT LOCATIONS
A8
A7
A6
A5
A4
A0
–
A3
16
X
L
L
L
L
X
16
15, 31, 47, 63, 79, 95, 111, 127, 143, 159, 175,
191, 207, 223, 239, 255
31, 63, 95, 127, 159, 191, 223, 255
32
X
L
L
L
H
X
8
64
X
L
L
H
H
X
4
63, 127, 191, 255
128
(default)
X
L
H
H
H
X
2
127, 255
In stop-point mode, the tap point loaded during the split-register-transfer read cycle determines in which SAM
partition the serial output begins and at which stop point the serial output stops coming from one half of SAM
and switches to the opposite half of SAM (see Figure 29).
255
128
0
127
RAS
Read XFER
Split
Read XFER
Split
Tap = H1
SC
191
Tap = L1
Tap = H2
L1
63
H2
Read XFER
Split
Tap = L2
255
L2
63
191
SAM High Half
SAM Low Half
H1
L1
H1
Read XFER
Full
L2
H2
Figure 29. Example of Split-Register Operation With Programmable Stop Points
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TMS418169P-70 | 1048576-WORD BY 16-BIT EXTENDED DATA OUT HIGH-SPEED DRAMS |
| TMS418169P-80 | 1048576-WORD BY 16-BIT EXTENDED DATA OUT HIGH-SPEED DRAMS |
| TMS4500A-15NL | DRAM Controller |
| TMS4500A-20FN | DRAM Controller |
| TMS4500A-20N | DRAM Controller |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TMS418169P-70 | 制造商:TI 制造商全稱(chēng):Texas Instruments 功能描述:1048576-WORD BY 16-BIT EXTENDED DATA OUT HIGH-SPEED DRAMS |
| TMS418169P-80 | 制造商:TI 制造商全稱(chēng):Texas Instruments 功能描述:1048576-WORD BY 16-BIT EXTENDED DATA OUT HIGH-SPEED DRAMS |
| TMS4256 | 制造商:TI 制造商全稱(chēng):Texas Instruments 功能描述:262,144-BIT DYNAMIC RANDOM-ACCESS MEMORIES |
| TMS4256-10FM | 制造商:TI 制造商全稱(chēng):Texas Instruments 功能描述:262,144-BIT DYNAMIC RANDOM-ACCESS MEMORIES |
| TMS4256-10FME | 制造商:TI 制造商全稱(chēng):Texas Instruments 功能描述:262,144-BIT DYNAMIC RANDOM-ACCESS MEMORIES |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。