參數(shù)資料
型號： TMS320C241PGS
元件分類： 數(shù)字信號處理
英文描述： 16-Bit Digital Signal Processor
中文描述： 16位數(shù)字信號處理器
文件頁數(shù)： 7/116頁
文件大?。?/td> 1485K
代理商： TMS320C241PGS
TMS320F243, TMS320F241
DSP CONTROLLERS
SPRS064B – DECEMBER 1997 – REVISED FEBRUARY 1999
7
POST OFFICE BOX 1443
HOUSTON, TEXAS 77251–1443
Terminal Functions - ’F243 PGE Package
NAME
144
QFP
NO.
TYPE
RESET
STATE
DESCRIPTION
ANALOG-TO-DIGITAL CONVERTER (ADC) INPUTS
ADCIN00
10
ADCIN01
8
ADCIN02
6
ADCIN03
4
I
I
Analog inputs to the ADC
ADCIN04
3
ADCIN05
144
ADCIN06
143
ADCIN07
139
VCCA
137
–
–
Analog supply voltage for ADC (5 V). VCCA must be isolated from
digital supply voltage.
VSSA
VREFHI
VREFLO
135
–
–
Analog ground reference for ADC
141
–
–
ADC analog high-voltage reference input
142
–
–
ADC analog low-voltage reference input
EVENT MANAGER
T1PWM/T1CMP/
IOPB4
130
I/O/Z
I
Timer 1 compare output/general-purpose bidirectional digital I/O
(GPIO).
T2PWM/T2CMP/
IOPB5
128
I/O/Z
I
Timer 2 compare output/GPIO
TDIR/
IOPB6
85
I/O
I
Counting direction for general-purpose (GP) timer/GPIO. If TDIR=1,
upward counting is selected. If TDIR=0, downward counting is
selected.
TCLKIN/
IOPB7
87
I/O
I
External clock input for GP timer/GPIO. Note that timer can also use
the internal device clock.
CAP1/QEP0/
IOPA3
123
I/O
I
Capture input #1/quadrature encoder pulse input #0/GPIO
CAP2/QEP1/
IOPA4
121
I/O
I
Capture input #2/quadrature encoder pulse input #1/GPIO
CAP3/
IOPA5
119
I/O
I
Capture input #3/GPIO
PWM1/
IOPA6
102
I/O/Z
I
Compare/PWM output pin #1 or GPIO
PWM2/
IOPA7
100
I/O/Z
I
Compare/PWM output pin #2 or GPIO
PWM3/
IOPB0
98
I/O/Z
I
Compare/PWM output pin #3 or GPIO
PWM4/
IOPB1
96
I/O/Z
I
Compare/PWM output pin #4 or GPIO
PWM5/
IOPB2
94
I/O/Z
I
Compare/PWM output pin #5 or GPIO
PWM6/
IOPB3
91
I/O/Z
I
Compare/PWM output pin #6 or GPIO
PDPINT§
89
I
I
Power drive protection interrupt input. This interrupt, when activated,
puts the PWM output pins in the high-impedance state should motor
drive/power converter abnormalities, such as overvoltage or
overcurrent, etc., arise. PDPINT is a falling-edge-sensitive interrupt.
After the falling edge, this pin must be held low for two clock cycles
for the core to recognize the interrupt.
I = input, O = output, Z = high impedance
The reset state indicates the state of the pin at reset. If the pin is an input, indicated by an I, its state is determined by user design. If the pin is
an output, its level at reset is indicated.
§ In silicon revisions 2.0-TMX and 2.1-TMS, this pin is level-sensitive and can cause multiple interrupts when held low.
Data is in output mode when AVIS is enabled. At reset, the device comes up with AVIS mode enabled. The data bus is in output mode while AVIS
is enabled.
NOTE:
Bold, italicized pin names
indicate pin function after reset.
相關(guān)PDF資料
PDF描述
TMS320F241FNQ 16-Bit Digital Signal Processor
TMS320F241PGQ 16-Bit Digital Signal Processor
TMS320F243PGEQ 16-Bit Digital Signal Processor
TMS320F243PGES 16-Bit Digital Signal Processor
TMS320C3X 32-Bit Digital Signal Processor
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
TMS320C242 制造商:TI 制造商全稱:Texas Instruments 功能描述:DSP CONTROLLER
TMS320C242FN 制造商:TI 制造商全稱:Texas Instruments 功能描述:DSP CONTROLLER
TMS320C242FNA 制造商:未知廠家 制造商全稱:未知廠家 功能描述:16-Bit Digital Signal Processor
TMS320C242FNS 制造商:未知廠家 制造商全稱:未知廠家 功能描述:16-Bit Digital Signal Processor
TMS320C242PG 制造商:TI 制造商全稱:Texas Instruments 功能描述:DSP CONTROLLER
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*