
PRODUCT SPECIFICATION
TMC2192
7
P
Functional Description
Input Formats
Control Registers for this section
The TMC2192 supports YC
B
C
R
 component sources on the 
pixel data port. YC
B
C
R
 input sources are supported in 10 bit 
4:2:2, 20 bit 4:2:2, 20 bit 4:4:4, and 24 bit 4:4:4.  In the 4:2:2 
cases the color difference components are linearly interpo-
lated to 4:4:4 internally. 
Demuxing of multiplexed data streams depends on which 
synchronization mode the encoder is operating in. For slave 
and genlock modes the falling edge of HSIN must be LOW 
prior to the C
B
 data in order to demux the data correctly. For 
master mode synchronization the falling edge of HSOUT 
must be LOW prior to the Y data in order to demux the data 
correctly. Finally, in 656 mode the demuxing of the data 
stream is determined by the TRS codes, the first sample after 
the TRS is considered a C
B
 sample of the C
B
 Y C
R
 Y
I
packet.
The control register D1OFF controls the formatting of the 
incoming luminance data at the pixel data port. When 
D1OFF is HIGH a blanking level of 64
10
 is subtracted from 
the luminance and when D1OFF is LOW the incoming the 
pixel data is passed through. The inversion of the MSB’s on 
the C
B
 and C
R
 components is controlled by the INMODE 
control register. 
Figure 1. Input Formats
1.
INMODE = 00, PD[7:0] = PD[23:16] = C
B
, PD[15:8] = C
R
Figure 2. 24 Bit Input Format
Address
0x05
0x05
0x06
Bit(s)
7
6-4
0
Name
D1OFF
INMODE
TSOUT
23
16
15
8
9
7
PD
0
0
0
0
0
Y
C
B
C
R
YC C
R
YC C
B
R
9
0
Y
9
0
9
7
7
7
1
2
INMODE
00
01
1x
2192002A
t
DO
PD[7:0]
PD[15:8]
PD[23:16]
PXCK
HSOUT\
(TSOUT = 1)
2192003A
Y
n-1
C
Rn-1
C
Bn-1
Y
x+1
Y
x+2
Y
x
Y
n
Y
0
C
Rn
C
R0
C
Bn
C
B0
t
S
t
H
t
DO
x = (SY+BR+BU+CBP)*2
128
0
n = (SY+BR+BU+CBP+AV)*2
HSIN\
t
SP
C
Bx
C
Bx+1
C
Bx+2
C
Rx
C
Rx+1
C
Rx+2
2.
INMODE = 01, PD[23:14] = YC
B
C
R
 running at 27MHz.
The PD port is clocked at twice the pixel rate, with the data 
organized as C
B
 Y C
R
 Y, with the cosited Y's following the 
C
B
's. In its CCIR-656 time base mode, the demuxed C
B
, Y, 
and C
R
 data is synchronized to the SAV preamble. The first 
data value, after the SAV preamble, is treated as a C
B
 data 
point in the multiplexed C
B
, Y, C
R
 Y , D1 data stream. 
Note: Figure 3, pixel numbering, reflects the SMPTE-125M 
pixel numbering.