參數(shù)資料
型號(hào)： TLK1221RHA
廠商： Texas Instruments, Inc.
英文描述： ETHERNET TRANSCEIVER
中文描述： 以太網(wǎng)收發(fā)器
文件頁(yè)數(shù)： 6/23頁(yè)
文件大小： 501K
代理商： TLK1221RHA
www.ti.com
Loopback Testing
ENABLE Function
PRBS Function
These devices have a built-in 2
7
– 1 PRBS function. When the PRBSEN control bit is set high, the PRBS test is
enabled. A PRBS is generated and fed into the 10-bit parallel transmitter input bus. Data from the normal
parallel input source is ignored during PRBS test mode. The PRBS pattern is then fed through the transmit
circuitry as if it were normal data and sent out to the transmitter. The output can be sent to a bit error rate tester
(BERT) or to the receiver of another TLK1221. Because the PRBS is not really random and is really a
predetermined sequence of ones and zeros, the data can be captured and checked for errors by a BERT. These
devices also have a built-in BERT function on the receiver side that is enabled by PRBSEN. It can receive a
PRBS pattern and check for errors, and then report the errors by forcing the SYNC/PASS terminal low. The
PRBS testing supports two modes (normal and latched), which are controlled by the SYNCEN input. When
SYNCEN is low, the result of the PRBS bit-error-rate test is passed to the SYNC/PASS terminal. When
SYNCEN is high, the result of the PRBS verification is latched on the SYNC/PASS output (i.e., a single failure
forces SYNC/PASS to remain low).
TLK1221
SLLS713–FEBRUARY 2007
The transceiver can provide a self-test function by enabling (LOOPEN to high level) the internal loopback path.
Enabling this function causes serial transmitted data to be routed internally to the receiver. The parallel data
output can be compared to the parallel input data for functional verification. (The external differential output is
held in a high-impedance state during the loopback testing.)
When held low, ENABLE disables all quiescent power in both analog and digital circuitry. This allows an
ultralow-power idle state when the link is not active.
Table 2. TERMINAL FUNCTIONS
TERMINAL
I/O
DESCRIPTION
NAME
SIGNAL
NO.
Differential output transmit. TXP and TXN are differential serial outputs that interface to a
copper or an optical I/F module. TXP and TXN are put in a high-impedance state when
LOOPEN is high and are active when LOOPEN is low.
Differential input receive. RXP and RXN together are the differential serial input interface
from a copper or an optical I/F module.
Reference clock. REFCLK is an external input clock that synchronizes the receiver and
transmitter interface (60 MHz to 130 MHz). The transmitter uses this clock to register the
input data (TD0–TD9) for serialization.
In the TBI mode that data is registered on the rising edge of REFCLK.
Transmit data. These inputs carry 10-bit parallel data output from a protocol device to the
transceiver for serialization and transmission. This 10-bit parallel data is clocked into the
transceiver on the rising edge of REFCLK and transmitted as a serial stream with TD0 sent
as the first bit.
Receive data. These outputs carry 10-bit parallel data output from the transceiver to the
protocol layer. The data is referenced to terminals RBC0 and RBC1. RD0 is the first bit
received.
Receive byte clock. RBC0 and RBC1 are recovered clocks used for synchronizing the 10-bit
output data on RD0–RD9.
In the half-rate mode, the 10-bit output data words are valid on the rising edges of RBC0
and RBC1. These clocks are adjusted to half-word boundaries in conjunction with
synchronous detect. The clocks are always expanded during data realignment and never
slivered or truncated. RBC0 registers bytes 1 and 3 of received data. RBC1 registers bytes 0
and 2 of received data. In normal-rate mode, only RBC0 is valid and operates at 1/10th the
serial data rate. Data is aligned to the rising edge.
Receive clock mode select. When RBCMODE is low, half-rate clocks are output on RBC0
and RBC1. When RBCMODE is high, a full baud-rate clock is output on RBC0, and RBC1 is
held low.
TXP
TXN
38
39
PECL
O
RXP
RXN
34
33
PECL
I
REFCLK
14
I
TD0–TD9
2–5, 7–12
I
RD0–RD9
29–27, 25–19
O
RBC0
RBC1
17
18
O
I
RBCMODE
13
P/D
(1)
(1)
P/D = Internal pulldown resistor
6
Submit Documentation Feedback
相關(guān)PDF資料
PDF描述
TLP630 Programmable Controllers AC / DC−Input Module Telecommunication
TLV0832(中文) 3-VOLT 8-Bit ADC With Serial Control(3V，單通道，帶串行控制，8位ADC)
TLV0831(中文) 3-VOLT 8-Bit ADC With Serial Control(3V，單通道，帶串行控制，8位ADC)
TLV0834(中文) 3-VOLT 8-Bit ADC With Serial Control(3V，4通道，帶串行控制，8位ADC)
TLV0838(中文) 3-VOLT 8-Bit ADC With Serial Control(3V，8通道，帶串行控制，8位ADC)
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
TLK1221RHAR 功能描述:以太網(wǎng) IC Ethernet Trans RoHS:否 制造商:Micrel 產(chǎn)品:Ethernet Switches 收發(fā)器數(shù)量:2 數(shù)據(jù)速率:10 Mb/s, 100 Mb/s 電源電壓-最大:1.25 V, 3.45 V 電源電壓-最小:1.15 V, 3.15 V 最大工作溫度:+ 85 C 封裝 / 箱體:QFN-64 封裝:Tray
TLK1221RHARG4 功能描述:以太網(wǎng) IC Gigabit Ethernet Serdes RoHS:否 制造商:Micrel 產(chǎn)品:Ethernet Switches 收發(fā)器數(shù)量:2 數(shù)據(jù)速率:10 Mb/s, 100 Mb/s 電源電壓-最大:1.25 V, 3.45 V 電源電壓-最小:1.15 V, 3.15 V 最大工作溫度:+ 85 C 封裝 / 箱體:QFN-64 封裝:Tray
TLK1221RHAT 功能描述:以太網(wǎng) IC Ethernet Trans RoHS:否 制造商:Micrel 產(chǎn)品:Ethernet Switches 收發(fā)器數(shù)量:2 數(shù)據(jù)速率:10 Mb/s, 100 Mb/s 電源電壓-最大:1.25 V, 3.45 V 電源電壓-最小:1.15 V, 3.15 V 最大工作溫度:+ 85 C 封裝 / 箱體:QFN-64 封裝:Tray
TLK1221RHAT 制造商:Texas Instruments 功能描述:Transceiver IC 制造商:Texas Instruments 功能描述:TRANSCEIVER IC
TLK1221RHATG4 功能描述:以太網(wǎng) IC Gigabit Ethernet Serdes RoHS:否 制造商:Micrel 產(chǎn)品:Ethernet Switches 收發(fā)器數(shù)量:2 數(shù)據(jù)速率:10 Mb/s, 100 Mb/s 電源電壓-最大:1.25 V, 3.45 V 電源電壓-最小:1.15 V, 3.15 V 最大工作溫度:+ 85 C 封裝 / 箱體:QFN-64 封裝:Tray
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*