- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄98238 > TLC320AD90CPMR (TEXAS INSTRUMENTS INC) SPECIALTY CONSUMER CIRCUIT, PQFP64 PDF資料下載
參數(shù)資料
| 型號： | TLC320AD90CPMR |
| 廠商： | TEXAS INSTRUMENTS INC |
| 元件分類： | 消費家電 |
| 英文描述： | SPECIALTY CONSUMER CIRCUIT, PQFP64 |
| 封裝： | PLASTIC, LQFP-64 |
| 文件頁數(shù)： | 25/51頁 |
| 文件大?。?/td> | 227K |
| 代理商： | TLC320AD90CPMR |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁當前第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁
2–17
2.5
Resetting the TLC320AD90C
The three types of TLC320AD90C resets include the following:
A cold reset where all TLC320AD90C logic (registers included) is initialized to the default state.
This reset is accomplished by asserting RESET.
A warm reset where the contents of the TLC320AD90C register set are left unaltered. This reset
is accomplished by asserting SYNC during an AC-Link power-down state.
A register reset which only initializes the TLC320AD90C registers to their default states. See
Section 2.3,
Software Interface, register 0h.
After signaling a reset to the TLC320AD90C, the digital controller should not attempt to play or capture audio
data until it has sampled a codec ready indication from the TLC320AD90C.
2.5.1
Cold Reset
A cold reset is achieved by asserting RESET for 1
s. By driving RESET low, BIT_CLK and SDATA_OUT
are activated, or reactivated, and all TLC320AD90C control registers are initialized to default power-on reset
values.
RESET is an asynchronous input.
2.5.2
Warm Reset
The AC-Link can be put in a low-power consumption state (see Section 2.3,
Software Interface). In this state,
all signals become inactive including BIT_CLK, and SYNC. A warm TLC320AD90C reset reactivates the
AC-Link without altering the current TLC320AD90C register values. A warm reset is signaled by driving
SYNC high for a minimum of 1
Within normal audio frames, SYNC is a synchronous TLC320AD90C input. However, in the absence of
BIT_CLK, SYNC is treated as an asynchronous input used in the generation of a warm reset to the
TLC320AD90C.
The TLC320AD90C does not respond with the activation of BIT_CLK until SYNC has been sampled low
again by the TLC320AD90C. This precludes the false detection of a new audio frame.
2.5.3
Reset From Test Mode
Once either of the two test modes have been entered, the TLC320AD90C must be issued another reset with
all AC-Link signals low to return to the normal operating mode.
相關PDF資料 |
PDF描述 |
|---|---|
| TLC320AD90CPM | SPECIALTY CONSUMER CIRCUIT, PQFP64 |
| TLC320AD90CFN | SPECIALTY CONSUMER CIRCUIT, PQCC64 |
| TLC3541IDGKR | 1-CH 14-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, PDSO8 |
| TLC3541IDR | 1-CH 14-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, PDSO8 |
| TLC3541IDGKRG4 | 1-CH 14-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, PDSO8 |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| TLC320AD91 | 制造商:TI 制造商全稱:Texas Instruments 功能描述:Stereo Audio Codec |
| TLC320AD91CPT | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| TLC320V320CFN | 制造商:Texas Instruments 功能描述: |
| TLC320V320CFNR | 制造商:Texas Instruments 功能描述: |
| TLC320V340CFN | 制造商:Texas Instruments 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復。