- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄98238 > TLC320AD90CPMR (TEXAS INSTRUMENTS INC) SPECIALTY CONSUMER CIRCUIT, PQFP64 PDF資料下載
參數(shù)資料
| 型號： | TLC320AD90CPMR |
| 廠商： | TEXAS INSTRUMENTS INC |
| 元件分類： | 消費(fèi)家電 |
| 英文描述： | SPECIALTY CONSUMER CIRCUIT, PQFP64 |
| 封裝： | PLASTIC, LQFP-64 |
| 文件頁數(shù)： | 11/51頁 |
| 文件大?。?/td> | 227K |
| 代理商： | TLC320AD90CPMR |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁當(dāng)前第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁
2–6
The SDATA_IN frame contents are listed in Table 2–3.
Table 2–3. SDATA_IN Frame Contents
SLOT
SLOT NAME
BIT
POSITION
NAME
DESCRIPTION
15
Codec Ready
0: Indicates the TLC320AD90C codec is not ready.
1: Indicates the TLC320AD90C control and status
registers are available and the AC-Link is operational.
The audio controller can then probe further to
determine when other sections become available.
0
TAG
14
Slot 1 Valid
0: Indicates no data is available in the first time slot of
the data phase. Slot one must be zero-padded.
1: Valid data is available in the first time slot if the
codec is ready.
13–3
Slot x Valid
0: No valid data is in slot x of the data phase. The
corresponding slot must be zero-padded.
1: Valid data is in slot x if the codec is ready.
2–0
Zero Pad
Reserved. Must be zeroes.
19
Zero Pad
Reserved. Must be zero.
1
Status Address
18–12
Register Index
These seven bits are used to echo the control register
address. The data appears in the next slot (slot two).
These bits must be zero-padded if this slot is flagged
invalid during the TAG phase.
11–0
Zero Pad
Reserved. Must be zeroes.
2
Status Data
19–4
Register Data
Contents of the register addressed by slot one (status
address). These bits must be zero-padded if this slot
is flagged invalid during the TAG phase.
3–0
Zero Pad
These bits are zeroes.
3
PCM Left Record
19–4
PCM Data
16-bit audio data.
3
PCM Left Record
3–0
Zero Pad
These bits must be zeroes.
4
PCM Right Record
19–4
PCM Data
16-bit audio data.
4
PCM Right Record
3–0
Zero Pad
These bits are zeroes.
5–12
Reserved
Zero Pad
Reserved. These bits must be zeroes. Note that slot
five is the optional modem line codec, and slot six is
the optional microphone ADC record data.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TLC320AD90CPM | SPECIALTY CONSUMER CIRCUIT, PQFP64 |
| TLC320AD90CFN | SPECIALTY CONSUMER CIRCUIT, PQCC64 |
| TLC3541IDGKR | 1-CH 14-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, PDSO8 |
| TLC3541IDR | 1-CH 14-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, PDSO8 |
| TLC3541IDGKRG4 | 1-CH 14-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, PDSO8 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TLC320AD91 | 制造商:TI 制造商全稱:Texas Instruments 功能描述:Stereo Audio Codec |
| TLC320AD91CPT | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| TLC320V320CFN | 制造商:Texas Instruments 功能描述: |
| TLC320V320CFNR | 制造商:Texas Instruments 功能描述: |
| TLC320V340CFN | 制造商:Texas Instruments 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。