參數(shù)資料
型號(hào): TLC320AD90CPMR
廠商: TEXAS INSTRUMENTS INC
元件分類: 消費(fèi)家電
英文描述: SPECIALTY CONSUMER CIRCUIT, PQFP64
封裝: PLASTIC, LQFP-64
文件頁(yè)數(shù): 20/51頁(yè)
文件大?。?/td> 227K
代理商: TLC320AD90CPMR
2–13
Table 2–9. Right Record Select Control Register Definitions
SR2 – SR0
RIGHT RECORD SOURCE
000
MIC_IN
001
CD_R
010
VIDEO_R
011
AUX_R
100
LINE_IN_R
101
Stereo Mix (R)
110
Mono Mix (R)
111
PHONE
Table 2–10. Left Record Select Control Register Definitions
SL2 – SL0
LEFT RECORD SOURCE
000
MIC_IN
001
CD_L
010
VIDEO_IN_L
011
AUX_L
100
LINE_IN_L
101
Stereo Mix (L)
110
Mono Mix (L)
111
PHONE
2.3.6
Record Gain Register (Index 1Ch)
The Record Gain register is for the stereo input. Each step corresponds to 1.5 dB with 22.5 dB corresponding
to 0F0Fh. The MSB of the register is the mute bit. When this bit is set to 1, the level for that channel is set
to maximum attenuation.
The default value of this register is 8000h which represents 0-dB gain with mute on. The Record Gain
register definitions are listed in Tables 2–11.
Table 2–11. Record Gain Register Definitions
MUTE
Gx3 – Gx0
FUNCTION
1111
22.5-dB Gain
0
...
0000
0-dB Gain
1
xxxx
Maximum attenuation (mute)
相關(guān)PDF資料
PDF描述
TLC320AD90CPM SPECIALTY CONSUMER CIRCUIT, PQFP64
TLC320AD90CFN SPECIALTY CONSUMER CIRCUIT, PQCC64
TLC3541IDGKR 1-CH 14-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, PDSO8
TLC3541IDR 1-CH 14-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, PDSO8
TLC3541IDGKRG4 1-CH 14-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, PDSO8
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
TLC320AD91 制造商:TI 制造商全稱:Texas Instruments 功能描述:Stereo Audio Codec
TLC320AD91CPT 制造商:Rochester Electronics LLC 功能描述:- Bulk
TLC320V320CFN 制造商:Texas Instruments 功能描述:
TLC320V320CFNR 制造商:Texas Instruments 功能描述:
TLC320V340CFN 制造商:Texas Instruments 功能描述: