- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄384004 > TLC320AD55C (Texas Instruments, Inc.) Sigma-Delta Analog Interface Circuit(Sigma-Delta 模擬接口) PDF資料下載
參數(shù)資料
| 型號： | TLC320AD55C |
| 廠商： | Texas Instruments, Inc. |
| 英文描述： | Sigma-Delta Analog Interface Circuit(Sigma-Delta 模擬接口) |
| 中文描述： | sigma - delta模擬接口電路（Σ-Δ模擬接口） |
| 文件頁數(shù)： | 23/41頁 |
| 文件大?。?/td> | 256K |
| 代理商： | TLC320AD55C |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁當(dāng)前第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁
3–5
In Figure 3–6, FC hardware terminal 15 is left in its nonasserted state (0). FC is asserted through software
by embedding an asserted high level (1) in the LSB of the 16-bit primary word. This is possible when not
in 16-bit mode (control 1 register bit 2 = 0) because the user is using only 15 bits of DAC information.
ADC Data
Out
ADC Data
Out
DOUT
DOUT
DAC Data In
DIN
ADC Data
Out
All Bits 0
16 SCLKs
16 SCLKs
16 SCLKs
FS
FC
Communication Frame 1 (CF1)
NOTE A: For a read cycle, the last 8 bits are don’t care.
D15–D1
D0 = 0
D15–D1
D0 = 1
0
(Secondary
Read)
(Secondary
Read or Write)
(Secondary
Write)
Primary
Secondary
Primary
No Secondary
Request
64 FCLKs
64 FCLKs
32 FCLKs
Register
Data
Secondary
Update
8 SCLKs
See Fk divide register in Appendix A.
Communication Frame 2 (CF2)
ADC Data
Out
Software FC Bit
Figure 3–6. Software FC Secondary Request (Phone Mode Disabled)
Table 3–2 shows the secondary communications format. D13 is the R/W bit, the read/not-write bit.
D12 through D8 are address bits. The register map is specified in the register set section in Appendix A.
D7 through D0 are data bits. The data bits are values for the specified register addressed by data bits D12
through D8.
Table 3–2. Secondary Communication Data Format
D15
D14
D13
D12
D11
D10
D9
D8
D7
D6
D5
D4
D3
D2
D1
D0
X
X
R/W
A
A
A
A
A
D
D
D
D
D
D
D
D
3.3
The SCLK frequency can be programmed independently from the FCLK frequency. This can create a
problem with the interpretation of the serial port data. The serial port is designed to initiate a primary
communication every 64 SCLKs. There must be an integer number of SCLKs
≥
40 per sample period. Two
examples follow to demonstrate the possible output of the serial port. SCLK must be fast enough to collect
all data from each frame.
Example 1: MCLK = 4.096 MHz, sample rate = 8 kHz, 8 kHz = MCLK/(Fk
×
256), set Fk = 2,
SCLK = MCLK/(Fsclk
×
2), set Fsclk = 2, SCLK = 1.024 MHz. With this configuration,
SCLK = sample rate
×
128. Therefore, each primary communication is a valid sample.
Conversion Rate Versus Serial Port
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TLC320AD56(中文) | Sigma-Delta Analog Interface Circuit(Sigma-Delta 模擬接口) |
| TLC320AD56C | Sigma-Delta Analog Interface Circuit |
| tlc320ad56c | Sigma-Delta Analog Interface Circuit(Sigma-Delta 模擬接口電路) |
| TLC320AD57(中文) | Sigma-Delta Analog Interface Circuit(Sigma-Delta立體聲音頻ADC) |
| TLC320AD57C | Sigma-Delta Stereo Analog-to-Digital Converter |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TLC320AD56 | 制造商:TI 制造商全稱:Texas Instruments 功能描述:Sigma-Delta Analog Interface Circuit |
| TLC320AD56C | 制造商:TI 制造商全稱:Texas Instruments 功能描述:Sigma-Delta Analog Interface Circuit |
| TLC320AD56CFN | 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Texas Instruments 功能描述: |
| TLC320AD56CPT | 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Texas Instruments 功能描述: |
| TLC320AD57 | 制造商:TI 制造商全稱:Texas Instruments 功能描述:Sigma-Delta Stereo Analog-to-Digital Converter |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。