參數(shù)資料
型號(hào): TLC320AD55C
廠商: Texas Instruments, Inc.
英文描述: Sigma-Delta Analog Interface Circuit(Sigma-Delta 模擬接口)
中文描述: sigma - delta模擬接口電路(Σ-Δ模擬接口)
文件頁(yè)數(shù): 14/41頁(yè)
文件大小: 256K
代理商: TLC320AD55C
2–2
DOUT is released from the high-impedance state on the falling edge of the primary or secondary frame-sync
interval. In addition, each register can be read back during DOUT secondary communications by setting the
read bit D13 to 1 in the addressed register (refer to Appendix A). When the register is in the read mode, no
data can be written to the register during this cycle. To return this register to the write mode requires a
subsequent secondary communication.
2.1.6
The sigma-delta ADC is a fourth-order, sigma-delta modulator with 64-times oversampling. The ADC
provides high-resolution, low-noise performance using oversampling techniques.
Sigma-Delta ADC
2.1.7
The decimation filter reduces the digital data rate to the sampling rate. This is accomplished by decimating
with a ratio of 1:64. The output of this filter is a sixteen-bit, 2s-complement data word clocking at the sample
rate.
Decimation Filter
NOTE
The sample rate is determined through a programmable relationship of
MCLK/(Fk
×
256), Fk = 1,2,3,...,256
2.1.8
The sigma-delta DAC is a fourth-order, sigma-delta modulator with 64-times oversampling. The DAC
provides high-resolution, low-noise performance from a one-bit converter using oversampling techniques.
Sigma-Delta DAC
2.1.9
The interpolation filter resamples the digital data at a rate of 64 times the incoming sample rate. The
high-speed data output from this filter is then used in the sigma-delta DAC.
Interpolation Filter
2.1.10
A switched-capacitor filter network is implemented on the analog output to provide low-pass operation with
high rejection in the stop band.
Switched-Capacitor Filter (SCF)
2.1.11
The loopbacks provide a means of testing the ADC/DAC channels and can be used for in-circuit,
system-level tests. The loopbacks feed the appropriate output to the corresponding input on the device.
Analog/Digital Loopback
The test capabilities include an analog loopback between the two analog paths and a digital loopback
between the two digital paths. Each loopback is enabled by setting the D1 or D2 bit in control 1 register (see
Appendix A).
2.1.12
The DAC voltage reference can be disabled through the control 3 register. This allows the use of an external
voltage reference applied to the DAC channel modulator. By supplying an external reference, the user can
scale the output voltage range of this channel. The internal reference value is 3.6 V which provides a 6-V,
peak-to-peak, differential output. The ratio of an external reference to the internal reference determines the
output voltage range of the DAC channel as shown in the following equation:
V(EXT REF)
3.6
DAC Voltage Reference Enable
VO(PP)
6 V
NOTE
The distortion and noise specifications listed in Section 4 Specifications apply only
under the following condition:
V(EXT REF)
3.6
1
相關(guān)PDF資料
PDF描述
TLC320AD56(中文) Sigma-Delta Analog Interface Circuit(Sigma-Delta 模擬接口)
TLC320AD56C Sigma-Delta Analog Interface Circuit
tlc320ad56c Sigma-Delta Analog Interface Circuit(Sigma-Delta 模擬接口電路)
TLC320AD57(中文) Sigma-Delta Analog Interface Circuit(Sigma-Delta立體聲音頻ADC)
TLC320AD57C Sigma-Delta Stereo Analog-to-Digital Converter
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
TLC320AD56 制造商:TI 制造商全稱:Texas Instruments 功能描述:Sigma-Delta Analog Interface Circuit
TLC320AD56C 制造商:TI 制造商全稱:Texas Instruments 功能描述:Sigma-Delta Analog Interface Circuit
TLC320AD56CFN 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Texas Instruments 功能描述:
TLC320AD56CPT 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Texas Instruments 功能描述:
TLC320AD57 制造商:TI 制造商全稱:Texas Instruments 功能描述:Sigma-Delta Stereo Analog-to-Digital Converter