- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄383949 > TL16C552AHV (Texas Instruments, Inc.) DUAL ASYNCHRONOUS COMMUNICATIONS ELEMENT WITH FIFO PDF資料下載
參數(shù)資料
| 型號(hào)： | TL16C552AHV |
| 廠商： | Texas Instruments, Inc. |
| 英文描述： | DUAL ASYNCHRONOUS COMMUNICATIONS ELEMENT WITH FIFO |
| 中文描述： | 雙異步通信元帶有FIFO |
| 文件頁數(shù)： | 24/39頁 |
| 文件大小： | 545K |
| 代理商： | TL16C552AHV |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁當(dāng)前第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁
TL16C552A, TL16C552AM
DUAL ASYNCHRONOUS COMMUNICATIONS ELEMENT
WITH FIFO
SLLS189D – NOVEMBER 1994 – REVISED JANUARY 1999
24
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
PRINCIPLES OF OPERATION
line control register (LCR) (continued)
LCR
7
LCR
6
LCR
5
LCR
4
LCR
3
LCR
2
LCR
1
LCR
0
Line Control Register
Word Length
Select
Stop Bit
Select
Parity Enable
Even Parity
Select
Stick Parity
Break Control
Divisor Latch
Access Bit
0 0 = 5 Data Bits
0 1 = 6 Data Bits
1 0 = 7 Data Bits
1 1 = 8 Data Bits
0 = 1 Stop Bits
1 = 1.5 Stop Bits if 5 Data Bits Selected
2 Stop Bits if 6, 7, 8 Data Bits Selected
0 = Parity Disabled
1 = Parity Enabled
0 = Odd Parity
1 = Even Parity
0 = Stick Parity Disabled
1 = Stick Parity Enabled
0 = Break Disabled
1 = Break Enabled
0 = Access Receiver Buffer
1 = Access Divisor Latches
Figure 19. Line Control Register Contents
line printer port
The line printer port contains the functionality of the port included in the TL16C452 but offers a hardware
programmable extended mode controlled by the printer enhancement mode (PE) terminal. This enhancement
is the addition of a direction control bit and an interrupt status bit.
register 0 line printer data register
The line printer (LPT) port is either output only or bidirectional depending on the state of the extended mode
terminal and data direction control bits.
Compatibility mode (PEMD = L)
Reads to the LPT data register and returns the last data that was written to the port. Write operations
immediately output data to PD0–PD7.
Extended mode (PEMD = H)
Read operations return either the data last written to the LPT data register when the direction bit is cleared or
return the data that is present on PD0 – PD7 when the direction is set to read. Write operations to the LPT
data register latch data into the output register; however, they only drive the LPT port when the direction bit is
cleared.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TL16C552AMFN | DUAL ASYNCHRONOUS COMMUNICATIONS ELEMENT WITH FIFO |
| TL16C554AI | ASYNCHRONOUS-COMMUNICATIONS ELEMENT |
| TL16C554I | ASYNCHRONOUS COMMUNICATIONS ELEMENT |
| TL2575-15I | 1-A SIMPLE STEP-DOWN SWITCHING VOLTAGE REGULATORS |
| TL2575-33I | 1-A SIMPLE STEP-DOWN SWITCHING VOLTAGE REGULATORS |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TL16C552AIFN | 功能描述:UART 接口集成電路 Dual UART w/16-Byte FIFOs & Para Port RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 數(shù)據(jù)速率:3 Mbps 電源電壓-最大:3.6 V 電源電壓-最小:2.7 V 電源電流:20 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LQFP-48 封裝:Reel |
| TL16C552AIFNG4 | 功能描述:UART 接口集成電路 Dual UART w/ 16-Byte FIFO RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 數(shù)據(jù)速率:3 Mbps 電源電壓-最大:3.6 V 電源電壓-最小:2.7 V 電源電流:20 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LQFP-48 封裝:Reel |
| TL16C552AM | 制造商:TI 制造商全稱:Texas Instruments 功能描述:DUAL ASYNCHRONOUS COMMUNICATIONS ELEMENT WITH FIFO |
| TL16C552AMFN | 制造商:TI 制造商全稱:Texas Instruments 功能描述:DUAL ASYNCHRONOUS COMMUNICATIONS ELEMENT WITH FIFO |
| TL16C552AMHV | 制造商:Texas Instruments 功能描述:UART 2-CH 16Byte FIFO 5V 68-Pin CFPAK Tube 制造商:Rochester Electronics LLC 功能描述:DUAL 550 UART WITH CENTRONIX PORT - Bulk |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。