- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄383949 > TL16C552AHV (Texas Instruments, Inc.) DUAL ASYNCHRONOUS COMMUNICATIONS ELEMENT WITH FIFO PDF資料下載
參數(shù)資料
| 型號： | TL16C552AHV |
| 廠商： | Texas Instruments, Inc. |
| 英文描述： | DUAL ASYNCHRONOUS COMMUNICATIONS ELEMENT WITH FIFO |
| 中文描述： | 雙異步通信元帶有FIFO |
| 文件頁數(shù)： | 23/39頁 |
| 文件大?。?/td> | 545K |
| 代理商： | TL16C552AHV |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁當(dāng)前第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁
TL16C552A, TL16C552AM
DUAL ASYNCHRONOUS COMMUNICATIONS ELEMENT
WITH FIFO
SLLS189D – NOVEMBER 1994 – REVISED JANUARY 1999
23
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
PRINCIPLES OF OPERATION
line control register (LCR)
The format of the data character is controlled by the LCR. The LCR can be read. Its contents are described in
the following bulleted list and shown in Figure 19.
Bits 0 and 1: LCR0 and LCR1 are the word length select bits. The number of bits in each serial character
is programmed as shown.
Bit 2: LCR2 is the stop bit select bit. LCR2 specifies the number of stop bits in each transmitted character.
The receiver always checks for one stop bit.
Bit 3: LCR3 is the parity enable bit. When LCR3 is set, a parity bit between the last data word bit and stop
bit is generated and checked.
Bit 4: LCR4 is the even parity select bit. When LCR4 is set, even parity is enabled.
Bit 5: LCR5 is the stick parity bit. When parity is enabled (LCR3 = 1), LCR5 = 1 causes the transmission
and reception of a parity bit to be in the opposite state from the value of LCR4. This forces parity to a known
state and allows the receiver to check the parity bit in a known state.
Bit 6: LCR6 is the break control bit. When LCR6 is set, the serial output (SOUT1/SOUT0) is forced to the
spacing state (low). The break control bit acts only on the serial output and does not affect the transmitter
logic. When the following sequence is used, no invalid characters are transmitted because of the break:
Step 1: Load a zero byte in response to the transmitter holding register empty (THRE) status indicator.
Step 2: Set the break in response to the next THRE status indicator.
Step 3: Wait for the transmitter to be idle when transmitter empty status signal is set high (TEMT = 1); then
clear the break when the normal transmission has to be restored.
Bit 7: LCR7 is the divisor latch access bit (DLAB) bit. LCR7 must be set to access the divisor latches DLL
and DLM of the baud rate generator during a read or write operation. LCR7 must be cleared to access the
receiver buffer register, the transmitter holding register, or the interrupt enable register.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TL16C552AMFN | DUAL ASYNCHRONOUS COMMUNICATIONS ELEMENT WITH FIFO |
| TL16C554AI | ASYNCHRONOUS-COMMUNICATIONS ELEMENT |
| TL16C554I | ASYNCHRONOUS COMMUNICATIONS ELEMENT |
| TL2575-15I | 1-A SIMPLE STEP-DOWN SWITCHING VOLTAGE REGULATORS |
| TL2575-33I | 1-A SIMPLE STEP-DOWN SWITCHING VOLTAGE REGULATORS |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TL16C552AIFN | 功能描述:UART 接口集成電路 Dual UART w/16-Byte FIFOs & Para Port RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 數(shù)據(jù)速率:3 Mbps 電源電壓-最大:3.6 V 電源電壓-最小:2.7 V 電源電流:20 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LQFP-48 封裝:Reel |
| TL16C552AIFNG4 | 功能描述:UART 接口集成電路 Dual UART w/ 16-Byte FIFO RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 數(shù)據(jù)速率:3 Mbps 電源電壓-最大:3.6 V 電源電壓-最小:2.7 V 電源電流:20 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LQFP-48 封裝:Reel |
| TL16C552AM | 制造商:TI 制造商全稱:Texas Instruments 功能描述:DUAL ASYNCHRONOUS COMMUNICATIONS ELEMENT WITH FIFO |
| TL16C552AMFN | 制造商:TI 制造商全稱:Texas Instruments 功能描述:DUAL ASYNCHRONOUS COMMUNICATIONS ELEMENT WITH FIFO |
| TL16C552AMHV | 制造商:Texas Instruments 功能描述:UART 2-CH 16Byte FIFO 5V 68-Pin CFPAK Tube 制造商:Rochester Electronics LLC 功能描述:DUAL 550 UART WITH CENTRONIX PORT - Bulk |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。