- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄383992 > TE28F160B3TA110 (INTEL CORP) 3 Volt Advanced Boot Block Flash Memory PDF資料下載
參數(shù)資料
| 型號： | TE28F160B3TA110 |
| 廠商： | INTEL CORP |
| 元件分類： | DRAM |
| 英文描述： | 3 Volt Advanced Boot Block Flash Memory |
| 中文描述： | 1M X 16 FLASH 2.7V PROM, 110 ns, PDSO48 |
| 封裝： | 12 X 20 MM, TSOP-48 |
| 文件頁數(shù)： | 18/49頁 |
| 文件大?。?/td> | 427K |
| 代理商： | TE28F160B3TA110 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁當(dāng)前第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁
SMART 3 ADVANCED BOOT BLOCK
–WORD-WIDE
E
18
PRELIMINARY
When the WSM is active, SR.7 will indicate the
status of the WSM; the remaining bits in the status
register indicate whether or not the WSM was
successful in performing the desired operation (see
Table 7).
3.2.3.1
Clearing the Status Register
The WSM sets status bits 1 through 7 to
“1,” and
clears bits 2, 6 and 7
to “0,” but cannot clear status
bits 1 or 3 through 5 to “0.” Because bits 1, 3, 4 and
5 indicate various error conditions, these bits can
only be cleared by the controlling CPU through the
use of the Clear Status Register (50H) command.
By allowing the system software to control the
resetting of these bits, several operations may be
performed (such as cumulatively programming
several addresses or erasing multiple blocks in
sequence) before reading the status register to
determine if an error occurred during that series.
Clear the Status Register before beginning another
command or sequence. Note, again, that the Read
Array command must be issued before data can be
read from the memory array.
3.2.4
PROGRAM MODE
Programming is executed using a two-write
sequence. The Program Setup command (40H) is
written to the CUI followed by a second write which
specifies the address and data to be programmed.
The WSM will execute the following sequence of
internally timed events:
1.
Program the desired bits of the addressed
memory.
Verify that the desired bits are sufficiently
programmed.
2.
Programming of the memory results in specific bits
within an address location being changed to a “0.” If
the user attempts to program “1”s, there will be no
change of the memory cell contents and no error
occurs.
The status register indicates programming status:
while the program sequence is executing, bit 7 of
the status register is a “0.” The status register can
be polled by toggling either CE# or OE#. While
programming, the only valid commands are Read
Status Register, Program Suspend, and Program
Resume.
When programming is complete, the Program
Status bits should be checked. If the programming
operation was unsuccessful, bit SR.4 of the status
register is set to indicate a program failure. If SR.3
is set then V
PP
was not within acceptable limits, and
the WSM did not execute the program command. If
SR.1 is set, a program operation was attempted to
a locked block and the operation was aborted.
The status register should be cleared before
attempting the next operation. Any CUI instruction
can follow after programming is completed;
however, to prevent inadvertent status register
reads, be sure to reset the CUI to read array mode.
3.2.4.1
Suspending and Resuming
Program
The Program Suspend command allows program
suspension in order to read data in other locations
of memory. Once the programming process starts,
writing the Program Suspend command to the CUI
requests that the WSM suspend the program
sequence (at predetermined points in the program
algorithm). The device continues to output status
register data after the Program Suspend command
is written. Polling status register bits SR.7 and SR.2
will determine when the program operation has
been suspended (both will be set to “1”).
t
WHRH1
/t
EHRH1
specify the program suspend latency.
A Read Array command can now be written to the
CUI to read data from blocks other than that which
is suspended. The only other valid commands,
while program is suspended, are Read Status
Register and Program Resume. After the Program
Resume command is written to the flash memory,
the WSM will continue with the program process
and status register bits SR.2 and SR.7 will
automatically be cleared. After the Program
Resume
command
is
automatically outputs status register data when
read (see Figure 8, Program Suspend/Resume
Flowchart). V
must remain at the same V
PP
level
used for program while in program suspend mode.
RP# must also remain at V
IH.
written,
the
device
3.2.4.2
V
Supply Voltage during
Program
V
PP
supply voltage considerations are outlined in
Section 3.4
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TE28F400CVT80 | 4-MBIT (256K X 16, 512K X 8)SmartVoltage BOOT BLOCK FLASH MEMORY FAMILY |
| TE28F800B3T120 | SMART 3 ADVANCED BOOT BLOCK WORD-WIDE |
| TE28F800B3T150 | SMART 3 ADVANCED BOOT BLOCK WORD-WIDE |
| TE28F400CEB120 | 4-MBIT (256K X 16, 512K X 8)SmartVoltage BOOT BLOCK FLASH MEMORY FAMILY |
| TE28F400BV-T80 | RP40 (G) Series - Powerline Regulated DC-DC Converters; Input Voltage (Vdc): 12V; Output Voltage (Vdc): 12V; 2:1 Wide Input Voltage Range; 40 Watts Output Power; 1.6kVDC Isolation; UL Certified; Fixed Operating Frequency; Six-Sided Continuous Shield; Design Meet Safety Standard; Standard 50.8 x50.8x10.2mm Package; Efficiency to 90% |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TE28F160B3TA90 | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:SMART 3 ADVANCED BOOT BLOCK 4-, 8-, 16-, 32-MBIT FLASH MEMORY FAMILY |
| TE28F160B3TA-90 | 制造商:Intel 功能描述:NOR Flash, 1M x 16, 48 Pin, Plastic, TSSOP |
| TE28F160B3TC70 | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:3 Volt Advanced Boot Block Flash Memory |
| TE28F160B3TC80 | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:3 Volt Advanced Boot Block Flash Memory |
| TE28F160B3TD70A | 功能描述:IC FLASH 16MBIT 70NS 48TSOP RoHS:否 類別:集成電路 (IC) >> 存儲器 系列:- 標(biāo)準(zhǔn)包裝:96 系列:- 格式 - 存儲器:閃存 存儲器類型:FLASH 存儲容量:16M（2M x 8，1M x 16） 速度:70ns 接口:并聯(lián) 電源電壓:2.65 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 封裝/外殼:48-TFSOP（0.724"，18.40mm 寬） 供應(yīng)商設(shè)備封裝:48-TSOP 包裝:托盤 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。