- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄368631 > TDA936X (NXP Semiconductors N.V.) TV signal processor-Teletext decoder with embedded m-Controller PDF資料下載
參數(shù)資料
| 型號(hào)： | TDA936X |
| 廠商： | NXP Semiconductors N.V. |
| 英文描述： | TV signal processor-Teletext decoder with embedded m-Controller |
| 中文描述： | 電視信號(hào)處理器與嵌入式米圖文電視解碼器控制器 |
| 文件頁(yè)數(shù)： | 33/140頁(yè) |
| 文件大小： | 570K |
| 代理商： | TDA936X |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)當(dāng)前第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)
Philips Semiconductors
Preliminary specification
1999 Sep 28
33
TV signal processor-Teletext decoder with
embedded
μ
-Controller
TDA 935X/6X/8X series
P
ORT TYPE
All individual ports bits can be programmed to function in one of four modes, the mode is defined by eight Port
Configuration SFR’s (P0CFGA/P0CFGB, P1CFGA/P1CFGB, P2CFGA/P2CFGB and P3CFGA/P3CFGB). The
modes available are Open Drain, Quasi-bidirectional, High Impedance, Push-Pull.
Open Drain
The Open drain mode can be used for bi-directional operation of a port. It requires an external pull-up resistor,
the pull-up voltage has a maximum value of 5.5V, to allow connection of the device into a 5V environment.
Quasi-bidirectional
The quasi-bidirectional mode is a combination of open drain and push pull. It requires an external pull-up resistor
to VDDp (nominally 3.3V). When a signal transition from 0 to 1 is output from the device, the pad is put into push-
pull mode for one clock cycle (166ns) after which the pad goes into open drain mode. The mode may be used
to speed up the edges of signal transitions. This is the default mode of operation of the pads after reset.
High Impedance
The high impedance mode can be used for Input only operation of the port. When using this configuration the
two output transistors are turned off.
Push-Pull
The push pull mode can be used for output only. In this mode the signal is driven to either 0V or VDDp, which
is nominally 3.3V.
Interrupt System
The device has 7 interrupt sources, each of which can be enabled or disabled. When enabled each interrupt
can be assigned one of two priority levels. There are four interrupts that are common to the 80C51, two of these
are external interrupts (EX0 and EX1) and the other two are timer interrupts (ET0 and ET1). In addition to the
conventional 80c51, two application specific interrupts are incorporated internal to the device which have
following functionality:-
ECC (Closed Caption Data Ready Interrupt) - This interrupt is generated when the device is configured in
Closed Caption Acquisition mode. The interrupt is activated at the end of the currently selected Slice Line as
defined in the CCLIN SFR.
EBUSY (Display Busy Interrupt) - An interrupt is generated when the Display enters either a Horizontal or
Vertical Blanking Period. i.e. Indicates when the micro-controller can update the Display RAM without causing
undesired effects on the screen. This interrupt can be configured in one of two modes using the MMR
Configuration Register (Address 87FF, Bit-3 [TXT/V]):-
TeXT Display Busy: An interrupt is generated on each active horizontal display line when the Horizontal
Blanking Period is entered.
Vertical Display Busy: An interrupt is generated on each vertical display field when the Vertical Blanking
Period is entered.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TDA938X | TV signal processor-Teletext decoder with embedded m-Controller |
| TDA9829T | Downconverter For DVB(下變頻器 （DVB應(yīng)用）) |
| TDAT04622 | TDAT SONET/SDH 155/622/2488 Mbits/s Data Interfaces |
| TDAT042G51A-3BLL1 | TDAT SONET/SDH 155/622/2488 Mbits/s Data Interfaces |
| TE13004D | Silicon NPN High Voltage Switching Transistor |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TDA9380 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:TDA938O超級(jí)芯片將微處理器(CPU)與TV信號(hào)處理器集成在一起 |
| TDA9383 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述: |
| TDA9400 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:INTEGRATED CIRCUITS FOR TV AND RADIO RECEVERS |
| TDA9403 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:INTEGRATED CIRCUITS FOR TV AND RADIO RECEVERS |
| TDA9500 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:INTEGRATED CIRCUITS FOR TV AND RADIO RECEVERS |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。