- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄368630 > TDA8752BH (NXP Semiconductors N.V.) Triple high-speed Analog-to-Digital Converter 110 Msps ADC PDF資料下載
參數(shù)資料
| 型號： | TDA8752BH |
| 廠商： | NXP Semiconductors N.V. |
| 英文描述： | Triple high-speed Analog-to-Digital Converter 110 Msps ADC |
| 中文描述： | 三高速模擬數(shù)字轉(zhuǎn)換器110 MSPS的ADC的 |
| 文件頁數(shù)： | 3/36頁 |
| 文件大小： | 154K |
| 代理商： | TDA8752BH |
第1頁第2頁當(dāng)前第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁
2000 Jan 10
3
Philips Semiconductors
Preliminary specification
Triple high-speed Analog-to-Digital
Converter 110 Msps (ADC)
TDA8752B
QUICK REFERENCE DATA
SYMBOL
PARAMETER
CONDITIONS
MIN.
TYP.
MAX.
UNIT
V
CCA
V
DDD
V
CCD
V
CCO
V
CCA(PLL)
V
CCO(PLL)
I
CCA
I
DDD
I
CCD
I
CCO
analog supply voltage
logic supply voltage
digital supply voltage
output stages supply voltage
analog PLL supply voltage
output PLL supply voltage
analog supply current
logic supply current
digital supply current
output stages supply current
for R, G and B channels
for I
2
C-bus and 3-wire
4.75
4.75
4.75
4.75
4.75
4.75
5.0
5.0
5.0
5.0
5.0
5.0
120
1.0
40
26
5.25
5.25
5.25
5.25
5.25
5.25
V
V
V
V
V
V
mA
mA
mA
mA
for R, G and B channels
for I
2
C-bus and 3-wire
f
CLK
= 110 MHz;
ramp input
I
CCA(PLL)
I
CCO(PLL)
f
CLK
f
ref(PLL)
f
VCO
INL
analog PLL supply current
output PLL supply current
maximum clock frequency
PLL reference clock frequency
VCO output clock frequency
DC integral non linearity
110
15
12
28
5
±
0.5
280
110
±
1.5
mA
mA
MHz
kHz
MHz
LSB
TDA8752B/8
from analog input to
digital output; full-scale;
ramp input;
f
CLK
= 110 MHz
from analog input to
digital output; full-scale;
ramp input;
f
CLK
= 110 MHz
V
ref
= 2.5 V with
100 ppm/
°
C maximum
3 dB; T
amb
= 25
°
C
input signal settling
time < 1 ns; T
amb
= 25
°
C
DNL
DC differential non linearity
±
0.5
±
1.0
LSB
G
amp
/T
amplifier gain stability as a function of
temperature
amplifier bandwidth
settling time of the ADC block plus AGC
200
ppm/
°
C
B
t
set
250
6
MHz
ns
DR
PLL
P
tot
PLL divider ratio
total power consumption
100
1.1
4095
f
CLK
= 110 MHz;
ramp input
f
ref
= 66.67 kHz;
f
CLK
= 110 MHz
W
j
PLL(rms)
maximum PLL phase jitter (RMS value)
0.67
ns
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TDA8753 | YUV 8-bit analog-to-digital interface |
| TDA8753A | YUV 8-bit analog-to-digital interface |
| TDA8758 | YC8-bit Video Low-Power Analog-to-Digital Interface(YC8位視頻低功耗模數(shù)接口) |
| TDA8758G | YC 8-bit low-power analog-to-digital video interface |
| TDA8763AM | 10-bit high-speed low-power ADC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TDA8752BH/8 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Triple high-speed Analog-to-Digital Converter 110 Msps ADC |
| TDA8752H | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Triple high speed Analog-to-Digital Converter ADC |
| TDA8752H/6 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Triple high speed Analog-to-Digital Converter ADC |
| TDA8752H/8 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Triple high speed Analog-to-Digital Converter ADC |
| TDA8753 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:YUV 8-bit analog-to-digital interface |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。