- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄368630 > TDA8752BH (NXP Semiconductors N.V.) Triple high-speed Analog-to-Digital Converter 110 Msps ADC PDF資料下載
參數(shù)資料
| 型號(hào)： | TDA8752BH |
| 廠商： | NXP Semiconductors N.V. |
| 英文描述： | Triple high-speed Analog-to-Digital Converter 110 Msps ADC |
| 中文描述： | 三高速模擬數(shù)字轉(zhuǎn)換器110 MSPS的ADC的 |
| 文件頁數(shù)： | 25/36頁 |
| 文件大?。?/td> | 154K |
| 代理商： | TDA8752BH |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁當(dāng)前第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁
2000 Jan 10
25
Philips Semiconductors
Preliminary specification
Triple high-speed Analog-to-Digital
Converter 110 Msps (ADC)
TDA8752B
Phase-locked loop
j
PLL(p-p)
long term PLL jitter
(peak-to-peak value)
divider ratio
f
CLK
= 110 MHz;
see Table 13
0.67
ns
DR
100
4095
f
ref
reference clock frequency
range
output clock frequency range
15
280
kHz
f
PLL
t
COAST(max)
t
recap
t
cap
Φ
step
12
110
MHz
maximum coast mode time
40
lines
PLL recapture time
when coast mode is aborted
3
lines
PLL capture time
in start-up conditions
5
ms
phase shift step
T
amb
= 25
°
C
11.25
deg
ADCs
f
s
INL
maximum sampling frequency
DC integral non linearity
TDA8752B/8
from IC analog input to
digital output; ramp input;
f
CLK
= 110 MHz
from IC analog input to
digital output; ramp input;
f
CLK
= 110 MHz
from IC analog input to
digital output; 10 kHz sine
wave input; ramp input;
f
CLK
= 110 MHz; note 1
110
±
0.5
±
1.5
MHz
LSB
DNL
DC differential non linearity
±
0.5
±
1.0
LSB
ENOB
effective number of bits
7.4
bits
Signal-to-noise ratio
S/N
signal-to-noise ratio
maximum gain;
f
CLK
= 110 MHz
minimum gain;
f
CLK
= 110 MHz
45
dB
44
dB
Spurious free dynamic range
SFDR
spurious free dynamic range
maximum gain;
f
CLK
= 110 MHz
minimum gain;
f
CLK
= 110 MHz
60
dB
60
dB
Clock timing output (CKADCO, CKBO and CKAO)
η
ext
ADC clock duty cycle
f
CLK(max)
maximum clock frequency
100 MHz output
45
50
55
%
110
MHz
Clock timing input (CKEXT)
f
CLK(max)
t
CPH
t
CPL
maximum clock frequency
110
MHz
clock pulse width HIGH
3.6
ns
clock pulse width LOW
4.5
ns
SYMBOL
PARAMETER
CONDITIONS
MIN.
TYP.
MAX.
UNIT
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TDA8753 | YUV 8-bit analog-to-digital interface |
| TDA8753A | YUV 8-bit analog-to-digital interface |
| TDA8758 | YC8-bit Video Low-Power Analog-to-Digital Interface(YC8位視頻低功耗模數(shù)接口) |
| TDA8758G | YC 8-bit low-power analog-to-digital video interface |
| TDA8763AM | 10-bit high-speed low-power ADC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TDA8752BH/8 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Triple high-speed Analog-to-Digital Converter 110 Msps ADC |
| TDA8752H | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Triple high speed Analog-to-Digital Converter ADC |
| TDA8752H/6 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Triple high speed Analog-to-Digital Converter ADC |
| TDA8752H/8 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Triple high speed Analog-to-Digital Converter ADC |
| TDA8753 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:YUV 8-bit analog-to-digital interface |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。