參數(shù)資料
型號： T89C5115-TISUM
廠商： Atmel
文件頁數(shù)： 80/113頁
文件大?。?/td> 0K
描述： IC 8051 MCU FLASH 16K 28SOIC
標(biāo)準(zhǔn)包裝： 27
系列： 89C
核心處理器： 8051
芯體尺寸： 8-位
速度： 40MHz
連通性： UART/USART
外圍設(shè)備： POR，PWM，WDT
輸入/輸出數(shù)： 20
程序存儲器容量： 16KB（16K x 8）
程序存儲器類型： 閃存
EEPROM 大?。?/td> 2K x 8
RAM 容量： 512 x 8
電壓 - 電源 (Vcc/Vdd)： 3 V ~ 5.5 V
數(shù)據(jù)轉(zhuǎn)換器： A/D 8x10b
振蕩器型： 內(nèi)部
工作溫度： -40°C ~ 85°C
封裝/外殼： 28-SOIC（0.295"，7.50mm 寬）
包裝： 管件
其它名稱： 89C5115-TISUM
2007-2011 Microchip Technology Inc.
DS70265E-page 69
dsPIC33FJ12MC201/202
6.4
External Reset (EXTR)
The external Reset is generated by driving the MCLR
pin low. The MCLR pin is a Schmitt trigger input with an
additional glitch filter. Reset pulses that are longer than
the minimum pulse width will generate a Reset. Refer
minimum pulse width specifications. The External
Reset (MCLR) Pin (EXTR) bit in the Reset Control
(RCON) register is set to indicate the MCLR Reset.
6.4.1
EXTERNAL SUPERVISORY CIRCUIT
Many systems have external supervisory circuits that
generate Reset signals to Reset multiple devices in the
system. This external Reset signal can be directly con-
nected to the MCLR pin to Reset the device when the
rest of system is Reset.
6.4.2
INTERNAL SUPERVISORY CIRCUIT
When using the internal power supervisory circuit to
Reset the device, the external Reset pin (MCLR)
should be tied directly or resistively to VDD. In this case,
the MCLR pin will not be used to generate a Reset. The
external Reset pin (MCLR) does not have an internal
pull-up and must not be left unconnected.
6.5
Software RESET Instruction (SWR)
Whenever the RESET instruction is executed, the
device will assert SYSRST, placing the device in a
special Reset state. This Reset state will not re-
initialize the clock. The clock source in effect prior to the
RESET
instruction will remain. SYSRST is released at
the next instruction cycle, and the Reset vector fetch
will commence.
The Software Reset (Instruction) Flag (SWR) bit in the
Reset Control (RCON<6>) register is set to indicate
the software Reset.
6.6
Watchdog Time-out Reset (WDTO)
Whenever a Watchdog Time-out occurs, the device
will asynchronously assert SYSRST. The clock source
will remain unchanged. A WDT time-out during Sleep
or Idle mode will wake-up the processor, but will not
reset the processor.
The Watchdog Timer Time-out Flag (WDTO) bit in the
Reset Control (RCON<4>) register is set to indicate
the
Watchdog
Reset.
Refer
to
for more information on
Watchdog Reset.
6.7
Trap Conflict Reset
If a lower-priority hard trap occurs while a higher-prior-
ity trap is being processed, a hard trap conflict Reset
occurs. The hard traps include exceptions of priority
level 13 through level 15, inclusive. The address error
(level 13) and oscillator error (level 14) traps fall into
this category.
The Trap Reset Flag (TRAPR) bit in the Reset Control
(RCON<15>) register is set to indicate the Trap Conflict
more information on trap conflict Resets.
6.8
Configuration Mismatch Reset
To maintain the integrity of the peripheral pin select
control registers, they are constantly monitored with
shadow registers in hardware. If an unexpected
change in any of the registers occur (such as cell dis-
turbances caused by ESD or other external events), a
configuration mismatch Reset occurs.
The Configuration Mismatch Flag (CM) bit in the
Reset Control (RCON<9>) register is set to indicate
the
configuration
mismatch
Reset.
Refer
to
for more information on the
configuration mismatch Reset.
6.9
Illegal Condition Device Reset
An illegal condition device Reset occurs due to the
following sources:
Illegal Opcode Reset
Uninitialized W Register Reset
Security Reset
The Illegal Opcode or Uninitialized W Access Reset
Flag (IOPUWR) bit in the Reset Control (RCON<14>)
register is set to indicate the illegal condition device
Reset.
Note:
The configuration mismatch feature and
associated Reset flag is not available on
all devices.
相關(guān)PDF資料
PDF描述
T89C51AC2-SLSIM IC 8051 MCU FLASH 32K 44PLCC
T89C51CC01UA-7CTIM IC 8051 MCU FLASH 32K 64BGA
T89C51CC02UA-TDSIM IC 8051 MCU FLASH 16K 24-SOIC
TC520ACOE713 IC SERIAL INTERFACE ADT 16SOIC
TC530COI713 IC DATA ACQ SUBSYSTEM 28SOIC
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
T89C5121 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:8-bit Microcontroller with MULTI-PROTOCOL SMART CARD INTERFACE
T89C5121-ICRIL 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:8-bit Microcontroller with MULTI-PROTOCOL SMART CARD INTERFACE
T89C5121-ICSIL 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:8-bit Microcontroller with Multi protocol SMART Card Interface
T89C5121-ICSUL 制造商:Atmel Corporation 功能描述:
T89C5121-ICUIL 功能描述:IC 8051 MCU W/SMART CARD 24SSOP RoHS:否 類別:集成電路 (IC) >> 嵌入式 - 微控制器， 系列:89C 產(chǎn)品培訓(xùn)模塊:MCU Product Line Introduction XMEGA Introduction AVR XMEGA USB Connectivity 標(biāo)準(zhǔn)包裝:90 系列:AVR® XMEGA 核心處理器:AVR 芯體尺寸:8/16-位 速度:32MHz 連通性:I²C，IrDA，SPI，UART/USART 外圍設(shè)備:欠壓檢測/復(fù)位，DMA，POR，PWM，WDT 輸入/輸出數(shù):50 程序存儲器容量:192KB（96K x 16） 程序存儲器類型:閃存 EEPROM 大小:4K x 8 RAM 容量:16K x 8 電壓 - 電源 (Vcc/Vdd):1.6 V ~ 3.6 V 數(shù)據(jù)轉(zhuǎn)換器:A/D 16x12b; D/A 2x12b 振蕩器型:內(nèi)部 工作溫度:-40°C ~ 85°C 封裝/外殼:64-TQFP 包裝:托盤 配用:ATSTK600-RC14-ND - STK600 SOCKET/ADAPTER 64TQFPATSTK600-TQFP64-ND - STK600 SOCKET/ADAPTER 64-TQFPATAVRONEKIT-ND - KIT AVR/AVR32 DEBUGGER/PROGRMMRATAVRISP2-ND - PROGRAMMER AVR IN SYSTEM
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*