
8
Lucent Technologies Inc.
Preliminary Data Sheet
July 2000
T8535/T8536 Quad Programmable Codec
Pin Information
(continued)
Table 2. Pin Assignments, 44-Pin PLCC, Common Functions
Pin
1
2
3
4
Name
DO
DI
DCLK
CS
Type
O
I
I
I
Name/Description
Serial Data Output.
This is a 3-state output.
Serial Data Input.
Serial Data Clock Input.
Chip Select Input.
This lead determines the interval that the serial interface is
active.
Serial Interface Select.
Leaving this lead open places the serial interface in the nor-
mal mode; grounding it places the interface into the byte-by-byte mode. This lead
has an internal pull-up.
Frequency Synthesizer Power (5 V).
This pin must be tied to V
DD
.
Internal Test Point.
Do not connect to this lead.
Internal Test Point.
Do not connect to this lead.
Synthesizer
Test Point.
Do not connect to this lead.
Synthesizer Ground.
Connect to digital ground. A common AGND, DGND, SGND
plane is highly recommended.
Digital Ground.
Logic ground and return for logic power supply. A common AGND,
DGND, SGND plane is highly recommended.
Digital Power Supply (5 V).
5
INTS
I
6
7
8
9
10
FILTV
PVCOIN
PVCO
PLLT
SGND
PWR
—
—
—
GND
16, 29,
38, 44
17, 28,
35, 42
36
DGND
GND
V
DD
PWR
FS
I
PCM Frame Strobe Input.
This 8 kHz clock must be derived from the same source
as BCLK.
PCM Bit Clock Input.
This lead is used to develop internal clocks for certain clock
rates.
PCM Transmit Data Output.
This is a 3-state output.
PCM Receive Data Input.
Power-On Reset.
A low causes a reset of the entire chip. This pin may be con-
nected to DGND with a 0.1
μ
F capacitor for a power-on reset function, or it may be
driven by external logic. This lead has an internal pull-up.
No Connect.
This pin may be used as a tie point.
37
BCLK
I
39
40
41
DX
DR
RST
O
I
I
43
NC
—